commandProcessing.h 2.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546
  1. /*
  2. * Copyright 2005-2010 Analog Devices Inc.
  3. *
  4. * Licensed under the GPL-2 or later
  5. */
  6. #ifndef _CDEF_BF532_H
  7. #define _CDEF_BF532_H
  8. /* Clock and System Control (0xFFC0 0400-0xFFC0 07FF) */
  9. #define bfin_read_PLL_CTL() bfin_read16(PLL_CTL)
  10. #define bfin_read_PLL_STAT() bfin_read16(PLL_STAT)
  11. #define bfin_write_PLL_STAT(val) bfin_write16(PLL_STAT,val)
  12. #define bfin_read_PLL_LOCKCNT() bfin_read16(PLL_LOCKCNT)
  13. #define bfin_write_PLL_LOCKCNT(val) bfin_write16(PLL_LOCKCNT,val)
  14. #define bfin_read_CHIPID() bfin_read32(CHIPID)
  15. #define bfin_read_PLL_DIV() bfin_read16(PLL_DIV)
  16. #define bfin_write_PLL_DIV(val) bfin_write16(PLL_DIV,val)
  17. #define bfin_read_VR_CTL() bfin_read16(VR_CTL)
  18. /* System Interrupt Controller (0xFFC0 0C00-0xFFC0 0FFF) */
  19. #define bfin_read_SWRST() bfin_read16(SWRST)
  20. #define bfin_write_SWRST(val) bfin_write16(SWRST,val)
  21. #define bfin_read_SYSCR() bfin_read16(SYSCR)
  22. #define bfin_write_SYSCR(val) bfin_write16(SYSCR,val)
  23. #define bfin_read_SIC_IAR0() bfin_read32(SIC_IAR0)
  24. #define bfin_write_SIC_IAR0(val) bfin_write32(SIC_IAR0,val)
  25. #define bfin_read_SIC_IAR1() bfin_read32(SIC_IAR1)
  26. #define bfin_write_SIC_IAR1(val) bfin_write32(SIC_IAR1,val)
  27. #define bfin_read_SIC_IAR2() bfin_read32(SIC_IAR2)
  28. #define bfin_write_SIC_IAR2(val) bfin_write32(SIC_IAR2,val)
  29. #define bfin_read_SIC_IAR3() bfin_read32(SIC_IAR3)
  30. #define bfin_write_SIC_IAR3(val) bfin_write32(SIC_IAR3,val)
  31. #define bfin_read_SIC_IMASK() bfin_read32(SIC_IMASK)
  32. #define bfin_write_SIC_IMASK(val) bfin_write32(SIC_IMASK,val)
  33. #define bfin_read_SIC_ISR() bfin_read32(SIC_ISR)
  34. #define bfin_write_SIC_ISR(val) bfin_write32(SIC_ISR,val)
  35. #define bfin_read_SIC_IWR() bfin_read32(SIC_IWR)
  36. #define bfin_write_SIC_IWR(val) bfin_write32(SIC_IWR,val)
  37. /* Watchdog Timer (0xFFC0 1000-0xFFC0 13FF) */
  38. #define bfin_read_WDOG_CTL() bfin_read16(WDOG_CTL)
  39. #define bfin_write_WDOG_CTL(val) bfin_write16(WDOG_CTL,val)
  40. #define bfin_read_WDOG_CNT() bfin_read32(WDOG_CNT)
  41. #define bfin_write_WDOG_CNT(val) bfin_write32(WDOG_CNT,val)
  42. #define bfin_read_WDOG_STAT() bfin_read32(WDOG_STAT)