hiddenDangerAnalysis.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866
  1. /*
  2. * linux/arch/arm/mach-pxa/viper.c
  3. *
  4. * Support for the Arcom VIPER SBC.
  5. *
  6. * Author: Ian Campbell
  7. * Created: Feb 03, 2003
  8. * Copyright: Arcom Control Systems
  9. *
  10. * Maintained by Marc Zyngier <maz@misterjones.org>
  11. * <marc.zyngier@altran.com>
  12. *
  13. * Based on lubbock.c:
  14. * Author: Nicolas Pitre
  15. * Created: Jun 15, 2001
  16. * Copyright: MontaVista Software Inc.
  17. *
  18. * This program is free software; you can redistribute it and/or modify
  19. * it under the terms of the GNU General Public License version 2 as
  20. * published by the Free Software Foundation.
  21. */
  22. #include <linux/types.h>
  23. #include <linux/memory.h>
  24. #include <linux/cpu.h>
  25. #include <linux/cpufreq.h>
  26. #include <linux/delay.h>
  27. #include <linux/fs.h>
  28. #include <linux/init.h>
  29. #include <linux/slab.h>
  30. #include <linux/interrupt.h>
  31. #include <linux/major.h>
  32. #include <linux/module.h>
  33. #include <linux/pm.h>
  34. #include <linux/sched.h>
  35. #include <linux/gpio.h>
  36. #include <linux/jiffies.h>
  37. #include <linux/i2c-gpio.h>
  38. #include <linux/i2c/pxa-i2c.h>
  39. #include <linux/serial_8250.h>
  40. #include <linux/smc91x.h>
  41. #include <linux/pwm_backlight.h>
  42. #include <linux/usb/isp116x.h>
  43. #include <linux/mtd/mtd.h>
  44. #include <linux/mtd/partitions.h>
  45. #include <linux/mtd/physmap.h>
  46. #include <linux/syscore_ops.h>
  47. #include <mach/pxa25x.h>
  48. #include <mach/audio.h>
  49. #include <linux/platform_data/video-pxafb.h>
  50. #include <mach/regs-uart.h>
  51. #include <linux/platform_data/pcmcia-pxa2xx_viper.h>
  52. #include <mach/viper.h>
  53. #include <asm/setup.h>
  54. #include <asm/mach-types.h>
  55. #include <asm/irq.h>
  56. #include <asm/sizes.h>
  57. #include <asm/system_info.h>
  58. #include <asm/mach/arch.h>
  59. #include <asm/mach/map.h>
  60. #include <asm/mach/irq.h>
  61. #include "generic.h"
  62. #include "devices.h"
  63. static unsigned int icr;
  64. static void viper_icr_set_bit(unsigned int bit)
  65. {
  66. icr |= bit;
  67. VIPER_ICR = icr;
  68. }
  69. static void viper_icr_clear_bit(unsigned int bit)
  70. {
  71. icr &= ~bit;
  72. VIPER_ICR = icr;
  73. }
  74. /* This function is used from the pcmcia module to reset the CF */
  75. static void viper_cf_reset(int state)
  76. {
  77. if (state)
  78. viper_icr_set_bit(VIPER_ICR_CF_RST);
  79. else
  80. viper_icr_clear_bit(VIPER_ICR_CF_RST);
  81. }
  82. static struct arcom_pcmcia_pdata viper_pcmcia_info = {
  83. .cd_gpio = VIPER_CF_CD_GPIO,
  84. .rdy_gpio = VIPER_CF_RDY_GPIO,
  85. .pwr_gpio = VIPER_CF_POWER_GPIO,
  86. .reset = viper_cf_reset,
  87. };
  88. static struct platform_device viper_pcmcia_device = {
  89. .name = "viper-pcmcia",
  90. .id = -1,
  91. .dev = {
  92. .platform_data = &viper_pcmcia_info,
  93. },
  94. };
  95. /*
  96. * The CPLD version register was not present on VIPER boards prior to
  97. * v2i1. On v1 boards where the version register is not present we
  98. * will just read back the previous value from the databus.
  99. *
  100. * Therefore we do two reads. The first time we write 0 to the
  101. * (read-only) register before reading and the second time we write
  102. * 0xff first. If the two reads do not match or they read back as 0xff
  103. * or 0x00 then we have version 1 hardware.
  104. */
  105. static u8 viper_hw_version(void)
  106. {
  107. u8 v1, v2;
  108. unsigned long flags;
  109. local_irq_save(flags);
  110. VIPER_VERSION = 0;
  111. v1 = VIPER_VERSION;
  112. VIPER_VERSION = 0xff;
  113. v2 = VIPER_VERSION;
  114. v1 = (v1 != v2 || v1 == 0xff) ? 0 : v1;
  115. local_irq_restore(flags);
  116. return v1;
  117. }
  118. /* CPU system core operations. */
  119. static int viper_cpu_suspend(void)
  120. {
  121. viper_icr_set_bit(VIPER_ICR_R_DIS);
  122. return 0;
  123. }
  124. static void viper_cpu_resume(void)
  125. {
  126. viper_icr_clear_bit(VIPER_ICR_R_DIS);
  127. }
  128. static struct syscore_ops viper_cpu_syscore_ops = {
  129. .suspend = viper_cpu_suspend,
  130. .resume = viper_cpu_resume,
  131. };
  132. static unsigned int current_voltage_divisor;
  133. /*
  134. * If force is not true then step from existing to new divisor. If
  135. * force is true then jump straight to the new divisor. Stepping is
  136. * used because if the jump in voltage is too large, the VCC can dip
  137. * too low and the regulator cuts out.
  138. *
  139. * force can be used to initialize the divisor to a know state by
  140. * setting the value for the current clock speed, since we are already
  141. * running at that speed we know the voltage should be pretty close so
  142. * the jump won't be too large
  143. */
  144. static void viper_set_core_cpu_voltage(unsigned long khz, int force)
  145. {
  146. int i = 0;
  147. unsigned int divisor = 0;
  148. const char *v;
  149. if (khz < 200000) {
  150. v = "1.0"; divisor = 0xfff;
  151. } else if (khz < 300000) {
  152. v = "1.1"; divisor = 0xde5;
  153. } else {
  154. v = "1.3"; divisor = 0x325;
  155. }
  156. pr_debug("viper: setting CPU core voltage to %sV at %d.%03dMHz\n",
  157. v, (int)khz / 1000, (int)khz % 1000);
  158. #define STEP 0x100
  159. do {
  160. int step;
  161. if (force)
  162. step = divisor;
  163. else if (current_voltage_divisor < divisor - STEP)
  164. step = current_voltage_divisor + STEP;
  165. else if (current_voltage_divisor > divisor + STEP)
  166. step = current_voltage_divisor - STEP;
  167. else
  168. step = divisor;
  169. force = 0;
  170. gpio_set_value(VIPER_PSU_CLK_GPIO, 0);
  171. gpio_set_value(VIPER_PSU_nCS_LD_GPIO, 0);
  172. for (i = 1 << 11 ; i > 0 ; i >>= 1) {
  173. udelay(1);
  174. gpio_set_value(VIPER_PSU_DATA_GPIO, step & i);
  175. udelay(1);
  176. gpio_set_value(VIPER_PSU_CLK_GPIO, 1);
  177. udelay(1);
  178. gpio_set_value(VIPER_PSU_CLK_GPIO, 0);
  179. }
  180. udelay(1);
  181. gpio_set_value(VIPER_PSU_nCS_LD_GPIO, 1);
  182. udelay(1);
  183. gpio_set_value(VIPER_PSU_nCS_LD_GPIO, 0);
  184. current_voltage_divisor = step;
  185. } while (current_voltage_divisor != divisor);
  186. }
  187. /* Interrupt handling */
  188. static unsigned long viper_irq_enabled_mask;
  189. static const int viper_isa_irqs[] = { 3, 4, 5, 6, 7, 10, 11, 12, 9, 14, 15 };
  190. static const int viper_isa_irq_map[] = {
  191. 0, /* ISA irq #0, invalid */
  192. 0, /* ISA irq #1, invalid */
  193. 0, /* ISA irq #2, invalid */
  194. 1 << 0, /* ISA irq #3 */
  195. 1 << 1, /* ISA irq #4 */
  196. 1 << 2, /* ISA irq #5 */
  197. 1 << 3, /* ISA irq #6 */
  198. 1 << 4, /* ISA irq #7 */
  199. 0, /* ISA irq #8, invalid */
  200. 1 << 8, /* ISA irq #9 */
  201. 1 << 5, /* ISA irq #10 */
  202. 1 << 6, /* ISA irq #11 */
  203. 1 << 7, /* ISA irq #12 */
  204. 0, /* ISA irq #13, invalid */
  205. 1 << 9, /* ISA irq #14 */
  206. 1 << 10, /* ISA irq #15 */
  207. };
  208. static inline int viper_irq_to_bitmask(unsigned int irq)
  209. {
  210. return viper_isa_irq_map[irq - PXA_ISA_IRQ(0)];
  211. }
  212. static inline int viper_bit_to_irq(int bit)
  213. {
  214. return viper_isa_irqs[bit] + PXA_ISA_IRQ(0);
  215. }
  216. static void viper_ack_irq(struct irq_data *d)
  217. {
  218. int viper_irq = viper_irq_to_bitmask(d->irq);
  219. if (viper_irq & 0xff)
  220. VIPER_LO_IRQ_STATUS = viper_irq;
  221. else
  222. VIPER_HI_IRQ_STATUS = (viper_irq >> 8);
  223. }
  224. static void viper_mask_irq(struct irq_data *d)
  225. {
  226. viper_irq_enabled_mask &= ~(viper_irq_to_bitmask(d->irq));
  227. }
  228. static void viper_unmask_irq(struct irq_data *d)
  229. {
  230. viper_irq_enabled_mask |= viper_irq_to_bitmask(d->irq);
  231. }
  232. static inline unsigned long viper_irq_pending(void)
  233. {
  234. return (VIPER_HI_IRQ_STATUS << 8 | VIPER_LO_IRQ_STATUS) &
  235. viper_irq_enabled_mask;
  236. }
  237. static void viper_irq_handler(unsigned int irq, struct irq_desc *desc)
  238. {
  239. unsigned long pending;
  240. pending = viper_irq_pending();
  241. do {
  242. /* we're in a chained irq handler,
  243. * so ack the interrupt by hand */
  244. desc->irq_data.chip->irq_ack(&desc->irq_data);
  245. if (likely(pending)) {
  246. irq = viper_bit_to_irq(__ffs(pending));
  247. generic_handle_irq(irq);
  248. }
  249. pending = viper_irq_pending();
  250. } while (pending);
  251. }
  252. static struct irq_chip viper_irq_chip = {
  253. .name = "ISA",
  254. .irq_ack = viper_ack_irq,
  255. .irq_mask = viper_mask_irq,
  256. .irq_unmask = viper_unmask_irq
  257. };
  258. static void __init viper_init_irq(void)
  259. {
  260. int level;
  261. int isa_irq;
  262. pxa25x_init_irq();
  263. /* setup ISA IRQs */
  264. for (level = 0; level < ARRAY_SIZE(viper_isa_irqs); level++) {
  265. isa_irq = viper_bit_to_irq(level);
  266. irq_set_chip_and_handler(isa_irq, &viper_irq_chip,
  267. handle_edge_irq);
  268. set_irq_flags(isa_irq, IRQF_VALID | IRQF_PROBE);
  269. }
  270. irq_set_chained_handler(gpio_to_irq(VIPER_CPLD_GPIO),
  271. viper_irq_handler);
  272. irq_set_irq_type(gpio_to_irq(VIPER_CPLD_GPIO), IRQ_TYPE_EDGE_BOTH);
  273. }
  274. /* Flat Panel */
  275. static struct pxafb_mode_info fb_mode_info[] = {
  276. {
  277. .pixclock = 157500,
  278. .xres = 320,
  279. .yres = 240,
  280. .bpp = 16,
  281. .hsync_len = 63,
  282. .left_margin = 7,
  283. .right_margin = 13,
  284. .vsync_len = 20,
  285. .upper_margin = 0,
  286. .lower_margin = 0,
  287. .sync = 0,
  288. },
  289. };
  290. static struct pxafb_mach_info fb_info = {
  291. .modes = fb_mode_info,
  292. .num_modes = 1,
  293. .lcd_conn = LCD_COLOR_TFT_16BPP | LCD_PCLK_EDGE_FALL,
  294. };
  295. static int viper_backlight_init(struct device *dev)
  296. {
  297. int ret;
  298. /* GPIO9 and 10 control FB backlight. Initialise to off */
  299. ret = gpio_request(VIPER_BCKLIGHT_EN_GPIO, "Backlight");
  300. if (ret)
  301. goto err_request_bckl;
  302. ret = gpio_request(VIPER_LCD_EN_GPIO, "LCD");
  303. if (ret)
  304. goto err_request_lcd;
  305. ret = gpio_direction_output(VIPER_BCKLIGHT_EN_GPIO, 0);
  306. if (ret)
  307. goto err_dir;
  308. ret = gpio_direction_output(VIPER_LCD_EN_GPIO, 0);
  309. if (ret)
  310. goto err_dir;
  311. return 0;
  312. err_dir:
  313. gpio_free(VIPER_LCD_EN_GPIO);
  314. err_request_lcd:
  315. gpio_free(VIPER_BCKLIGHT_EN_GPIO);
  316. err_request_bckl:
  317. dev_err(dev, "Failed to setup LCD GPIOs\n");
  318. return ret;
  319. }
  320. static int viper_backlight_notify(struct device *dev, int brightness)
  321. {
  322. gpio_set_value(VIPER_LCD_EN_GPIO, !!brightness);
  323. gpio_set_value(VIPER_BCKLIGHT_EN_GPIO, !!brightness);
  324. return brightness;
  325. }
  326. static void viper_backlight_exit(struct device *dev)
  327. {
  328. gpio_free(VIPER_LCD_EN_GPIO);
  329. gpio_free(VIPER_BCKLIGHT_EN_GPIO);
  330. }
  331. static struct platform_pwm_backlight_data viper_backlight_data = {
  332. .pwm_id = 0,
  333. .max_brightness = 100,
  334. .dft_brightness = 100,
  335. .pwm_period_ns = 1000000,
  336. .init = viper_backlight_init,
  337. .notify = viper_backlight_notify,
  338. .exit = viper_backlight_exit,
  339. };
  340. static struct platform_device viper_backlight_device = {
  341. .name = "pwm-backlight",
  342. .dev = {
  343. .parent = &pxa25x_device_pwm0.dev,
  344. .platform_data = &viper_backlight_data,
  345. },
  346. };
  347. /* Ethernet */
  348. static struct resource smc91x_resources[] = {
  349. [0] = {
  350. .name = "smc91x-regs",
  351. .start = VIPER_ETH_PHYS + 0x300,
  352. .end = VIPER_ETH_PHYS + 0x30f,
  353. .flags = IORESOURCE_MEM,
  354. },
  355. [1] = {
  356. .start = PXA_GPIO_TO_IRQ(VIPER_ETH_GPIO),
  357. .end = PXA_GPIO_TO_IRQ(VIPER_ETH_GPIO),
  358. .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE,
  359. },
  360. [2] = {
  361. .name = "smc91x-data32",
  362. .start = VIPER_ETH_DATA_PHYS,
  363. .end = VIPER_ETH_DATA_PHYS + 3,
  364. .flags = IORESOURCE_MEM,
  365. },
  366. };
  367. static struct smc91x_platdata viper_smc91x_info = {
  368. .flags = SMC91X_USE_16BIT | SMC91X_NOWAIT,
  369. .leda = RPC_LED_100_10,
  370. .ledb = RPC_LED_TX_RX,
  371. };
  372. static struct platform_device smc91x_device = {
  373. .name = "smc91x",
  374. .id = -1,
  375. .num_resources = ARRAY_SIZE(smc91x_resources),
  376. .resource = smc91x_resources,
  377. .dev = {
  378. .platform_data = &viper_smc91x_info,
  379. },
  380. };
  381. /* i2c */
  382. static struct i2c_gpio_platform_data i2c_bus_data = {
  383. .sda_pin = VIPER_RTC_I2C_SDA_GPIO,
  384. .scl_pin = VIPER_RTC_I2C_SCL_GPIO,
  385. .udelay = 10,
  386. .timeout = HZ,
  387. };
  388. static struct platform_device i2c_bus_device = {
  389. .name = "i2c-gpio",
  390. .id = 1, /* pxa2xx-i2c is bus 0, so start at 1 */
  391. .dev = {
  392. .platform_data = &i2c_bus_data,
  393. }
  394. };
  395. static struct i2c_board_info __initdata viper_i2c_devices[] = {
  396. {
  397. I2C_BOARD_INFO("ds1338", 0x68),
  398. },
  399. };
  400. /*
  401. * Serial configuration:
  402. * You can either have the standard PXA ports driven by the PXA driver,
  403. * or all the ports (PXA + 16850) driven by the 8250 driver.
  404. * Choose your poison.
  405. */
  406. static struct resource viper_serial_resources[] = {
  407. #ifndef CONFIG_SERIAL_PXA
  408. {
  409. .start = 0x40100000,
  410. .end = 0x4010001f,
  411. .flags = IORESOURCE_MEM,
  412. },
  413. {
  414. .start = 0x40200000,
  415. .end = 0x4020001f,
  416. .flags = IORESOURCE_MEM,
  417. },
  418. {
  419. .start = 0x40700000,
  420. .end = 0x4070001f,
  421. .flags = IORESOURCE_MEM,
  422. },
  423. {
  424. .start = VIPER_UARTA_PHYS,
  425. .end = VIPER_UARTA_PHYS + 0xf,
  426. .flags = IORESOURCE_MEM,
  427. },
  428. {
  429. .start = VIPER_UARTB_PHYS,
  430. .end = VIPER_UARTB_PHYS + 0xf,
  431. .flags = IORESOURCE_MEM,
  432. },
  433. #else
  434. {
  435. 0,
  436. },
  437. #endif
  438. };
  439. static struct plat_serial8250_port serial_platform_data[] = {
  440. #ifndef CONFIG_SERIAL_PXA
  441. /* Internal UARTs */
  442. {
  443. .membase = (void *)&FFUART,
  444. .mapbase = __PREG(FFUART),
  445. .irq = IRQ_FFUART,
  446. .uartclk = 921600 * 16,
  447. .regshift = 2,
  448. .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST,
  449. .iotype = UPIO_MEM,
  450. },
  451. {
  452. .membase = (void *)&BTUART,
  453. .mapbase = __PREG(BTUART),
  454. .irq = IRQ_BTUART,
  455. .uartclk = 921600 * 16,
  456. .regshift = 2,
  457. .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST,
  458. .iotype = UPIO_MEM,
  459. },
  460. {
  461. .membase = (void *)&STUART,
  462. .mapbase = __PREG(STUART),
  463. .irq = IRQ_STUART,
  464. .uartclk = 921600 * 16,
  465. .regshift = 2,
  466. .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST,
  467. .iotype = UPIO_MEM,
  468. },
  469. /* External UARTs */
  470. {
  471. .mapbase = VIPER_UARTA_PHYS,
  472. .irq = PXA_GPIO_TO_IRQ(VIPER_UARTA_GPIO),
  473. .irqflags = IRQF_TRIGGER_RISING,
  474. .uartclk = 1843200,
  475. .regshift = 1,
  476. .iotype = UPIO_MEM,
  477. .flags = UPF_BOOT_AUTOCONF | UPF_IOREMAP |
  478. UPF_SKIP_TEST,
  479. },
  480. {
  481. .mapbase = VIPER_UARTB_PHYS,
  482. .irq = PXA_GPIO_TO_IRQ(VIPER_UARTB_GPIO),
  483. .irqflags = IRQF_TRIGGER_RISING,
  484. .uartclk = 1843200,
  485. .regshift = 1,
  486. .iotype = UPIO_MEM,
  487. .flags = UPF_BOOT_AUTOCONF | UPF_IOREMAP |
  488. UPF_SKIP_TEST,
  489. },
  490. #endif
  491. { },
  492. };
  493. static struct platform_device serial_device = {
  494. .name = "serial8250",
  495. .id = 0,
  496. .dev = {
  497. .platform_data = serial_platform_data,
  498. },
  499. .num_resources = ARRAY_SIZE(viper_serial_resources),
  500. .resource = viper_serial_resources,
  501. };
  502. /* USB */
  503. static void isp116x_delay(struct device *dev, int delay)
  504. {
  505. ndelay(delay);
  506. }
  507. static struct resource isp116x_resources[] = {
  508. [0] = { /* DATA */
  509. .start = VIPER_USB_PHYS + 0,
  510. .end = VIPER_USB_PHYS + 1,
  511. .flags = IORESOURCE_MEM,
  512. },
  513. [1] = { /* ADDR */
  514. .start = VIPER_USB_PHYS + 2,
  515. .end = VIPER_USB_PHYS + 3,
  516. .flags = IORESOURCE_MEM,
  517. },
  518. [2] = {
  519. .start = PXA_GPIO_TO_IRQ(VIPER_USB_GPIO),
  520. .end = PXA_GPIO_TO_IRQ(VIPER_USB_GPIO),
  521. .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE,
  522. },
  523. };
  524. /* (DataBusWidth16|AnalogOCEnable|DREQOutputPolarity|DownstreamPort15KRSel ) */
  525. static struct isp116x_platform_data isp116x_platform_data = {
  526. /* Enable internal resistors on downstream ports */
  527. .sel15Kres = 1,
  528. /* On-chip overcurrent protection */
  529. .oc_enable = 1,
  530. /* INT output polarity */
  531. .int_act_high = 1,
  532. /* INT edge or level triggered */
  533. .int_edge_triggered = 0,
  534. /* WAKEUP pin connected - NOT SUPPORTED */
  535. /* .remote_wakeup_connected = 0, */
  536. /* Wakeup by devices on usb bus enabled */
  537. .remote_wakeup_enable = 0,
  538. .delay = isp116x_delay,
  539. };
  540. static struct platform_device isp116x_device = {
  541. .name = "isp116x-hcd",
  542. .id = -1,
  543. .num_resources = ARRAY_SIZE(isp116x_resources),
  544. .resource = isp116x_resources,
  545. .dev = {
  546. .platform_data = &isp116x_platform_data,
  547. },
  548. };
  549. /* MTD */
  550. static struct resource mtd_resources[] = {
  551. [0] = { /* RedBoot config + filesystem flash */
  552. .start = VIPER_FLASH_PHYS,
  553. .end = VIPER_FLASH_PHYS + SZ_32M - 1,
  554. .flags = IORESOURCE_MEM,
  555. },
  556. [1] = { /* Boot flash */
  557. .start = VIPER_BOOT_PHYS,
  558. .end = VIPER_BOOT_PHYS + SZ_1M - 1,
  559. .flags = IORESOURCE_MEM,
  560. },
  561. [2] = { /*
  562. * SRAM size is actually 256KB, 8bits, with a sparse mapping
  563. * (each byte is on a 16bit boundary).
  564. */
  565. .start = _VIPER_SRAM_BASE,
  566. .end = _VIPER_SRAM_BASE + SZ_512K - 1,
  567. .flags = IORESOURCE_MEM,
  568. },
  569. };
  570. static struct mtd_partition viper_boot_flash_partition = {
  571. .name = "RedBoot",
  572. .size = SZ_1M,
  573. .offset = 0,
  574. .mask_flags = MTD_WRITEABLE, /* force R/O */
  575. };
  576. static struct physmap_flash_data viper_flash_data[] = {
  577. [0] = {
  578. .width = 2,
  579. .parts = NULL,
  580. .nr_parts = 0,
  581. },
  582. [1] = {
  583. .width = 2,
  584. .parts = &viper_boot_flash_partition,
  585. .nr_parts = 1,
  586. },
  587. };
  588. static struct platform_device viper_mtd_devices[] = {
  589. [0] = {
  590. .name = "physmap-flash",
  591. .id = 0,
  592. .dev = {
  593. .platform_data = &viper_flash_data[0],
  594. },
  595. .resource = &mtd_resources[0],
  596. .num_resources = 1,
  597. },
  598. [1] = {
  599. .name = "physmap-flash",
  600. .id = 1,
  601. .dev = {
  602. .platform_data = &viper_flash_data[1],
  603. },
  604. .resource = &mtd_resources[1],
  605. .num_resources = 1,
  606. },
  607. };
  608. static struct platform_device *viper_devs[] __initdata = {
  609. &smc91x_device,
  610. &i2c_bus_device,
  611. &serial_device,
  612. &isp116x_device,
  613. &viper_mtd_devices[0],
  614. &viper_mtd_devices[1],
  615. &viper_backlight_device,
  616. &viper_pcmcia_device,
  617. };
  618. static mfp_cfg_t viper_pin_config[] __initdata = {
  619. /* Chip selects */
  620. GPIO15_nCS_1,
  621. GPIO78_nCS_2,
  622. GPIO79_nCS_3,
  623. GPIO80_nCS_4,
  624. GPIO33_nCS_5,
  625. /* AC97 */
  626. GPIO28_AC97_BITCLK,
  627. GPIO29_AC97_SDATA_IN_0,
  628. GPIO30_AC97_SDATA_OUT,
  629. GPIO31_AC97_SYNC,
  630. /* FP Backlight */
  631. GPIO9_GPIO, /* VIPER_BCKLIGHT_EN_GPIO */
  632. GPIO10_GPIO, /* VIPER_LCD_EN_GPIO */
  633. GPIO16_PWM0_OUT,
  634. /* Ethernet PHY Ready */
  635. GPIO18_RDY,
  636. /* Serial shutdown */
  637. GPIO12_GPIO | MFP_LPM_DRIVE_HIGH, /* VIPER_UART_SHDN_GPIO */
  638. /* Compact-Flash / PC104 */
  639. GPIO48_nPOE,
  640. GPIO49_nPWE,
  641. GPIO50_nPIOR,
  642. GPIO51_nPIOW,
  643. GPIO52_nPCE_1,
  644. GPIO53_nPCE_2,
  645. GPIO54_nPSKTSEL,
  646. GPIO55_nPREG,
  647. GPIO56_nPWAIT,
  648. GPIO57_nIOIS16,
  649. GPIO8_GPIO, /* VIPER_CF_RDY_GPIO */
  650. GPIO32_GPIO, /* VIPER_CF_CD_GPIO */
  651. GPIO82_GPIO, /* VIPER_CF_POWER_GPIO */
  652. /* Integrated UPS control */
  653. GPIO20_GPIO, /* VIPER_UPS_GPIO */
  654. /* Vcc regulator control */
  655. GPIO6_GPIO, /* VIPER_PSU_DATA_GPIO */
  656. GPIO11_GPIO, /* VIPER_PSU_CLK_GPIO */
  657. GPIO19_GPIO, /* VIPER_PSU_nCS_LD_GPIO */
  658. /* i2c busses */
  659. GPIO26_GPIO, /* VIPER_TPM_I2C_SDA_GPIO */
  660. GPIO27_GPIO, /* VIPER_TPM_I2C_SCL_GPIO */
  661. GPIO83_GPIO, /* VIPER_RTC_I2C_SDA_GPIO */
  662. GPIO84_GPIO, /* VIPER_RTC_I2C_SCL_GPIO */
  663. /* PC/104 Interrupt */
  664. GPIO1_GPIO | WAKEUP_ON_EDGE_RISE, /* VIPER_CPLD_GPIO */
  665. };
  666. static unsigned long viper_tpm;
  667. static int __init viper_tpm_setup(char *str)
  668. {
  669. return strict_strtoul(str, 10, &viper_tpm) >= 0;
  670. }
  671. __setup("tpm=", viper_tpm_setup);
  672. static void __init viper_tpm_init(void)
  673. {
  674. struct platform_device *tpm_device;
  675. struct i2c_gpio_platform_data i2c_tpm_data = {
  676. .sda_pin = VIPER_TPM_I2C_SDA_GPIO,
  677. .scl_pin = VIPER_TPM_I2C_SCL_GPIO,
  678. .udelay = 10,
  679. .timeout = HZ,
  680. };
  681. char *errstr;
  682. /* Allocate TPM i2c bus if requested */
  683. if (!viper_tpm)
  684. return;
  685. tpm_device = platform_device_alloc("i2c-gpio", 2);
  686. if (tpm_device) {
  687. if (!platform_device_add_data(tpm_device,
  688. &i2c_tpm_data,
  689. sizeof(i2c_tpm_data))) {
  690. if (platform_device_add(tpm_device)) {
  691. errstr = "register TPM i2c bus";
  692. goto error_free_tpm;
  693. }
  694. } else {
  695. errstr = "allocate TPM i2c bus data";
  696. goto error_free_tpm;
  697. }
  698. } else {
  699. errstr = "allocate TPM i2c device";
  700. goto error_tpm;
  701. }
  702. return;
  703. error_free_tpm:
  704. kfree(tpm_device);
  705. error_tpm:
  706. pr_err("viper: Couldn't %s, giving up\n", errstr);
  707. }
  708. static void __init viper_init_vcore_gpios(void)
  709. {
  710. if (gpio_request(VIPER_PSU_DATA_GPIO, "PSU data"))
  711. goto err_request_data;
  712. if (gpio_request(VIPER_PSU_CLK_GPIO, "PSU clock"))
  713. goto err_request_clk;
  714. if (gpio_request(VIPER_PSU_nCS_LD_GPIO, "PSU cs"))
  715. goto err_request_cs;
  716. if (gpio_direction_output(VIPER_PSU_DATA_GPIO, 0) ||
  717. gpio_direction_output(VIPER_PSU_CLK_GPIO, 0) ||
  718. gpio_direction_output(VIPER_PSU_nCS_LD_GPIO, 0))
  719. goto err_dir;
  720. /* c/should assume redboot set the correct level ??? */
  721. viper_set_core_cpu_voltage(get_clk_frequency_khz(0), 1);
  722. return;
  723. err_dir:
  724. gpio_free(VIPER_PSU_nCS_LD_GPIO);
  725. err_request_cs:
  726. gpio_free(VIPER_PSU_CLK_GPIO);
  727. err_request_clk:
  728. gpio_free(VIPER_PSU_DATA_GPIO);
  729. err_request_data:
  730. pr_err("viper: Failed to setup vcore control GPIOs\n");
  731. }
  732. static void __init viper_init_serial_gpio(void)
  733. {
  734. if (gpio_request(VIPER_UART_SHDN_GPIO, "UARTs shutdown"))
  735. goto err_request;
  736. if (gpio_direction_output(VIPER_UART_SHDN_GPIO, 0))
  737. goto err_dir;
  738. return;
  739. err_dir:
  740. gpio_free(VIPER_UART_SHDN_GPIO);
  741. err_request:
  742. pr_err("viper: Failed to setup UART shutdown GPIO\n");
  743. }
  744. #ifdef CONFIG_CPU_FREQ
  745. static int viper_cpufreq_notifier(struct notifier_block *nb,
  746. unsigned long val, void *data)