levelDataPreprocessingThread.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181
  1. /*
  2. * Copyright 2008-2010 Analog Devices Inc.
  3. *
  4. * Licensed under the Clear BSD license or the GPL-2 (or later)
  5. */
  6. #ifndef _DEF_BF538_H
  7. #define _DEF_BF538_H
  8. /* Clock/Regulator Control (0xFFC00000 - 0xFFC000FF) */
  9. #define PLL_CTL 0xFFC00000 /* PLL Control register (16-bit) */
  10. #define PLL_DIV 0xFFC00004 /* PLL Divide Register (16-bit) */
  11. #define VR_CTL 0xFFC00008 /* Voltage Regulator Control Register (16-bit) */
  12. #define PLL_STAT 0xFFC0000C /* PLL Status register (16-bit) */
  13. #define PLL_LOCKCNT 0xFFC00010 /* PLL Lock Count register (16-bit) */
  14. #define CHIPID 0xFFC00014 /* Chip ID Register */
  15. /* CHIPID Masks */
  16. #define CHIPID_VERSION 0xF0000000
  17. #define CHIPID_FAMILY 0x0FFFF000
  18. #define CHIPID_MANUFACTURE 0x00000FFE
  19. /* System Interrupt Controller (0xFFC00100 - 0xFFC001FF) */
  20. #define SWRST 0xFFC00100 /* Software Reset Register (16-bit) */
  21. #define SYSCR 0xFFC00104 /* System Configuration registe */
  22. #define SIC_RVECT 0xFFC00108
  23. #define SIC_IMASK0 0xFFC0010C /* Interrupt Mask Register */
  24. #define SIC_IAR0 0xFFC00110 /* Interrupt Assignment Register 0 */
  25. #define SIC_IAR1 0xFFC00114 /* Interrupt Assignment Register 1 */
  26. #define SIC_IAR2 0xFFC00118 /* Interrupt Assignment Register 2 */
  27. #define SIC_IAR3 0xFFC0011C /* Interrupt Assignment Register 3 */
  28. #define SIC_ISR0 0xFFC00120 /* Interrupt Status Register */
  29. #define SIC_IWR0 0xFFC00124 /* Interrupt Wakeup Register */
  30. #define SIC_IMASK1 0xFFC00128 /* Interrupt Mask Register 1 */
  31. #define SIC_ISR1 0xFFC0012C /* Interrupt Status Register 1 */
  32. #define SIC_IWR1 0xFFC00130 /* Interrupt Wakeup Register 1 */
  33. #define SIC_IAR4 0xFFC00134 /* Interrupt Assignment Register 4 */
  34. #define SIC_IAR5 0xFFC00138 /* Interrupt Assignment Register 5 */
  35. #define SIC_IAR6 0xFFC0013C /* Interrupt Assignment Register 6 */
  36. /* Watchdog Timer (0xFFC00200 - 0xFFC002FF) */
  37. #define WDOG_CTL 0xFFC00200 /* Watchdog Control Register */
  38. #define WDOG_CNT 0xFFC00204 /* Watchdog Count Register */
  39. #define WDOG_STAT 0xFFC00208 /* Watchdog Status Register */
  40. /* Real Time Clock (0xFFC00300 - 0xFFC003FF) */
  41. #define RTC_STAT 0xFFC00300 /* RTC Status Register */
  42. #define RTC_ICTL 0xFFC00304 /* RTC Interrupt Control Register */
  43. #define RTC_ISTAT 0xFFC00308 /* RTC Interrupt Status Register */
  44. #define RTC_SWCNT 0xFFC0030C /* RTC Stopwatch Count Register */
  45. #define RTC_ALARM 0xFFC00310 /* RTC Alarm Time Register */
  46. #define RTC_FAST 0xFFC00314 /* RTC Prescaler Enable Register */
  47. #define RTC_PREN 0xFFC00314 /* RTC Prescaler Enable Register (alternate macro) */
  48. /* UART0 Controller (0xFFC00400 - 0xFFC004FF) */
  49. #define UART0_THR 0xFFC00400 /* Transmit Holding register */
  50. #define UART0_RBR 0xFFC00400 /* Receive Buffer register */
  51. #define UART0_DLL 0xFFC00400 /* Divisor Latch (Low-Byte) */
  52. #define UART0_IER 0xFFC00404 /* Interrupt Enable Register */
  53. #define UART0_DLH 0xFFC00404 /* Divisor Latch (High-Byte) */
  54. #define UART0_IIR 0xFFC00408 /* Interrupt Identification Register */
  55. #define UART0_LCR 0xFFC0040C /* Line Control Register */
  56. #define UART0_MCR 0xFFC00410 /* Modem Control Register */
  57. #define UART0_LSR 0xFFC00414 /* Line Status Register */
  58. #define UART0_SCR 0xFFC0041C /* SCR Scratch Register */
  59. #define UART0_GCTL 0xFFC00424 /* Global Control Register */
  60. /* SPI0 Controller (0xFFC00500 - 0xFFC005FF) */
  61. #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */
  62. #define SPI0_FLG 0xFFC00504 /* SPI0 Flag register */
  63. #define SPI0_STAT 0xFFC00508 /* SPI0 Status register */
  64. #define SPI0_TDBR 0xFFC0050C /* SPI0 Transmit Data Buffer Register */
  65. #define SPI0_RDBR 0xFFC00510 /* SPI0 Receive Data Buffer Register */
  66. #define SPI0_BAUD 0xFFC00514 /* SPI0 Baud rate Register */
  67. #define SPI0_SHADOW 0xFFC00518 /* SPI0_RDBR Shadow Register */
  68. #define SPI0_REGBASE SPI0_CTL
  69. /* TIMER 0, 1, 2 Registers (0xFFC00600 - 0xFFC006FF) */
  70. #define TIMER0_CONFIG 0xFFC00600 /* Timer 0 Configuration Register */
  71. #define TIMER0_COUNTER 0xFFC00604 /* Timer 0 Counter Register */
  72. #define TIMER0_PERIOD 0xFFC00608 /* Timer 0 Period Register */
  73. #define TIMER0_WIDTH 0xFFC0060C /* Timer 0 Width Register */
  74. #define TIMER1_CONFIG 0xFFC00610 /* Timer 1 Configuration Register */
  75. #define TIMER1_COUNTER 0xFFC00614 /* Timer 1 Counter Register */
  76. #define TIMER1_PERIOD 0xFFC00618 /* Timer 1 Period Register */
  77. #define TIMER1_WIDTH 0xFFC0061C /* Timer 1 Width Register */
  78. #define TIMER2_CONFIG 0xFFC00620 /* Timer 2 Configuration Register */
  79. #define TIMER2_COUNTER 0xFFC00624 /* Timer 2 Counter Register */
  80. #define TIMER2_PERIOD 0xFFC00628 /* Timer 2 Period Register */
  81. #define TIMER2_WIDTH 0xFFC0062C /* Timer 2 Width Register */
  82. #define TIMER_ENABLE 0xFFC00640 /* Timer Enable Register */
  83. #define TIMER_DISABLE 0xFFC00644 /* Timer Disable Register */
  84. #define TIMER_STATUS 0xFFC00648 /* Timer Status Register */
  85. /* Programmable Flags (0xFFC00700 - 0xFFC007FF) */
  86. #define FIO_FLAG_D 0xFFC00700 /* Flag Mask to directly specify state of pins */
  87. #define FIO_FLAG_C 0xFFC00704 /* Peripheral Interrupt Flag Register (clear) */
  88. #define FIO_FLAG_S 0xFFC00708 /* Peripheral Interrupt Flag Register (set) */
  89. #define FIO_FLAG_T 0xFFC0070C /* Flag Mask to directly toggle state of pins */
  90. #define FIO_MASKA_D 0xFFC00710 /* Flag Mask Interrupt A Register (set directly) */
  91. #define FIO_MASKA_C 0xFFC00714 /* Flag Mask Interrupt A Register (clear) */
  92. #define FIO_MASKA_S 0xFFC00718 /* Flag Mask Interrupt A Register (set) */
  93. #define FIO_MASKA_T 0xFFC0071C /* Flag Mask Interrupt A Register (toggle) */
  94. #define FIO_MASKB_D 0xFFC00720 /* Flag Mask Interrupt B Register (set directly) */
  95. #define FIO_MASKB_C 0xFFC00724 /* Flag Mask Interrupt B Register (clear) */
  96. #define FIO_MASKB_S 0xFFC00728 /* Flag Mask Interrupt B Register (set) */
  97. #define FIO_MASKB_T 0xFFC0072C /* Flag Mask Interrupt B Register (toggle) */
  98. #define FIO_DIR 0xFFC00730 /* Peripheral Flag Direction Register */
  99. #define FIO_POLAR 0xFFC00734 /* Flag Source Polarity Register */
  100. #define FIO_EDGE 0xFFC00738 /* Flag Source Sensitivity Register */
  101. #define FIO_BOTH 0xFFC0073C /* Flag Set on BOTH Edges Register */
  102. #define FIO_INEN 0xFFC00740 /* Flag Input Enable Register */
  103. /* SPORT0 Controller (0xFFC00800 - 0xFFC008FF) */
  104. #define SPORT0_TCR1 0xFFC00800 /* SPORT0 Transmit Configuration 1 Register */
  105. #define SPORT0_TCR2 0xFFC00804 /* SPORT0 Transmit Configuration 2 Register */
  106. #define SPORT0_TCLKDIV 0xFFC00808 /* SPORT0 Transmit Clock Divider */
  107. #define SPORT0_TFSDIV 0xFFC0080C /* SPORT0 Transmit Frame Sync Divider */
  108. #define SPORT0_TX 0xFFC00810 /* SPORT0 TX Data Register */
  109. #define SPORT0_RX 0xFFC00818 /* SPORT0 RX Data Register */
  110. #define SPORT0_RCR1 0xFFC00820 /* SPORT0 Transmit Configuration 1 Register */
  111. #define SPORT0_RCR2 0xFFC00824 /* SPORT0 Transmit Configuration 2 Register */
  112. #define SPORT0_RCLKDIV 0xFFC00828 /* SPORT0 Receive Clock Divider */
  113. #define SPORT0_RFSDIV 0xFFC0082C /* SPORT0 Receive Frame Sync Divider */
  114. #define SPORT0_STAT 0xFFC00830 /* SPORT0 Status Register */
  115. #define SPORT0_CHNL 0xFFC00834 /* SPORT0 Current Channel Register */
  116. #define SPORT0_MCMC1 0xFFC00838 /* SPORT0 Multi-Channel Configuration Register 1 */
  117. #define SPORT0_MCMC2 0xFFC0083C /* SPORT0 Multi-Channel Configuration Register 2 */
  118. #define SPORT0_MTCS0 0xFFC00840 /* SPORT0 Multi-Channel Transmit Select Register 0 */
  119. #define SPORT0_MTCS1 0xFFC00844 /* SPORT0 Multi-Channel Transmit Select Register 1 */
  120. #define SPORT0_MTCS2 0xFFC00848 /* SPORT0 Multi-Channel Transmit Select Register 2 */
  121. #define SPORT0_MTCS3 0xFFC0084C /* SPORT0 Multi-Channel Transmit Select Register 3 */
  122. #define SPORT0_MRCS0 0xFFC00850 /* SPORT0 Multi-Channel Receive Select Register 0 */
  123. #define SPORT0_MRCS1 0xFFC00854 /* SPORT0 Multi-Channel Receive Select Register 1 */
  124. #define SPORT0_MRCS2 0xFFC00858 /* SPORT0 Multi-Channel Receive Select Register 2 */
  125. #define SPORT0_MRCS3 0xFFC0085C /* SPORT0 Multi-Channel Receive Select Register 3 */
  126. /* SPORT1 Controller (0xFFC00900 - 0xFFC009FF) */
  127. #define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */
  128. #define SPORT1_TCR2 0xFFC00904 /* SPORT1 Transmit Configuration 2 Register */
  129. #define SPORT1_TCLKDIV 0xFFC00908 /* SPORT1 Transmit Clock Divider */
  130. #define SPORT1_TFSDIV 0xFFC0090C /* SPORT1 Transmit Frame Sync Divider */
  131. #define SPORT1_TX 0xFFC00910 /* SPORT1 TX Data Register */
  132. #define SPORT1_RX 0xFFC00918 /* SPORT1 RX Data Register */
  133. #define SPORT1_RCR1 0xFFC00920 /* SPORT1 Transmit Configuration 1 Register */
  134. #define SPORT1_RCR2 0xFFC00924 /* SPORT1 Transmit Configuration 2 Register */
  135. #define SPORT1_RCLKDIV 0xFFC00928 /* SPORT1 Receive Clock Divider */
  136. #define SPORT1_RFSDIV 0xFFC0092C /* SPORT1 Receive Frame Sync Divider */
  137. #define SPORT1_STAT 0xFFC00930 /* SPORT1 Status Register */
  138. #define SPORT1_CHNL 0xFFC00934 /* SPORT1 Current Channel Register */
  139. #define SPORT1_MCMC1 0xFFC00938 /* SPORT1 Multi-Channel Configuration Register 1 */
  140. #define SPORT1_MCMC2 0xFFC0093C /* SPORT1 Multi-Channel Configuration Register 2 */
  141. #define SPORT1_MTCS0 0xFFC00940 /* SPORT1 Multi-Channel Transmit Select Register 0 */
  142. #define SPORT1_MTCS1 0xFFC00944 /* SPORT1 Multi-Channel Transmit Select Register 1 */
  143. #define SPORT1_MTCS2 0xFFC00948 /* SPORT1 Multi-Channel Transmit Select Register 2 */
  144. #define SPORT1_MTCS3 0xFFC0094C /* SPORT1 Multi-Channel Transmit Select Register 3 */
  145. #define SPORT1_MRCS0 0xFFC00950 /* SPORT1 Multi-Channel Receive Select Register 0 */
  146. #define SPORT1_MRCS1 0xFFC00954 /* SPORT1 Multi-Channel Receive Select Register 1 */
  147. #define SPORT1_MRCS2 0xFFC00958 /* SPORT1 Multi-Channel Receive Select Register 2 */
  148. #define SPORT1_MRCS3 0xFFC0095C /* SPORT1 Multi-Channel Receive Select Register 3 */
  149. /* External Bus Interface Unit (0xFFC00A00 - 0xFFC00AFF) */
  150. /* Asynchronous Memory Controller */
  151. #define EBIU_AMGCTL 0xFFC00A00 /* Asynchronous Memory Global Control Register */
  152. #define EBIU_AMBCTL0 0xFFC00A04 /* Asynchronous Memory Bank Control Register 0 */
  153. #define EBIU_AMBCTL1 0xFFC00A08 /* Asynchronous Memory Bank Control Register 1 */
  154. /* SDRAM Controller */