Inicio Explorar Axuda
Iniciar sesión
lixinru
/
aiot
1
0
Fork 0
Ficheiros Incidencias 0 Pull Requests 0 Wiki
Árbore: cfd85a0cc2
Ramas Etiquetas
aiot
/
waterDataStatistics
/
externalListeningThread
/
commandProcessing.h

commandProcessing.h 10 KB
Histórico Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179 
  1. /*
    2. 

  2.  * Copyright 2007-2010 Analog Devices Inc.
    3. 

  3.  *
    4. 

  4.  * Licensed under the GPL-2 or later.
    5. 

  5.  */
    6. 

  6. 

  7. #ifndef _CDEF_BF549_H
    8. 

  8. #define _CDEF_BF549_H
    9. 

  9. 

  10. /* include cdefBF54x_base.h for the set of #defines that are common to all ADSP-BF54x bfin_read_()rocessors */
    11. 

  11. #include "cdefBF54x_base.h"
    12. 

  12. 

  13. /* The BF549 is like the BF544, but has MXVR */
    14. 

  14. #include "cdefBF547.h"
    15. 

  15. 

  16. /* MXVR Registers */
    17. 

  17. 

  18. #define bfin_read_MXVR_CONFIG()			bfin_read16(MXVR_CONFIG)
    19. 

  19. #define bfin_write_MXVR_CONFIG(val)		bfin_write16(MXVR_CONFIG, val)
    20. 

  20. #define bfin_read_MXVR_STATE_0()		bfin_read32(MXVR_STATE_0)
    21. 

  21. #define bfin_write_MXVR_STATE_0(val)		bfin_write32(MXVR_STATE_0, val)
    22. 

  22. #define bfin_read_MXVR_STATE_1()		bfin_read32(MXVR_STATE_1)
    23. 

  23. #define bfin_write_MXVR_STATE_1(val)		bfin_write32(MXVR_STATE_1, val)
    24. 

  24. #define bfin_read_MXVR_INT_STAT_0()		bfin_read32(MXVR_INT_STAT_0)
    25. 

  25. #define bfin_write_MXVR_INT_STAT_0(val)		bfin_write32(MXVR_INT_STAT_0, val)
    26. 

  26. #define bfin_read_MXVR_INT_STAT_1()		bfin_read32(MXVR_INT_STAT_1)
    27. 

  27. #define bfin_write_MXVR_INT_STAT_1(val)		bfin_write32(MXVR_INT_STAT_1, val)
    28. 

  28. #define bfin_read_MXVR_INT_EN_0()		bfin_read32(MXVR_INT_EN_0)
    29. 

  29. #define bfin_write_MXVR_INT_EN_0(val)		bfin_write32(MXVR_INT_EN_0, val)
    30. 

  30. #define bfin_read_MXVR_INT_EN_1()		bfin_read32(MXVR_INT_EN_1)
    31. 

  31. #define bfin_write_MXVR_INT_EN_1(val)		bfin_write32(MXVR_INT_EN_1, val)
    32. 

  32. #define bfin_read_MXVR_POSITION()		bfin_read16(MXVR_POSITION)
    33. 

  33. #define bfin_write_MXVR_POSITION(val)		bfin_write16(MXVR_POSITION, val)
    34. 

  34. #define bfin_read_MXVR_MAX_POSITION()		bfin_read16(MXVR_MAX_POSITION)
    35. 

  35. #define bfin_write_MXVR_MAX_POSITION(val)	bfin_write16(MXVR_MAX_POSITION, val)
    36. 

  36. #define bfin_read_MXVR_DELAY()			bfin_read16(MXVR_DELAY)
    37. 

  37. #define bfin_write_MXVR_DELAY(val)		bfin_write16(MXVR_DELAY, val)
    38. 

  38. #define bfin_read_MXVR_MAX_DELAY()		bfin_read16(MXVR_MAX_DELAY)
    39. 

  39. #define bfin_write_MXVR_MAX_DELAY(val)		bfin_write16(MXVR_MAX_DELAY, val)
    40. 

  40. #define bfin_read_MXVR_LADDR()			bfin_read32(MXVR_LADDR)
    41. 

  41. #define bfin_write_MXVR_LADDR(val)		bfin_write32(MXVR_LADDR, val)
    42. 

  42. #define bfin_read_MXVR_GADDR()			bfin_read16(MXVR_GADDR)
    43. 

  43. #define bfin_write_MXVR_GADDR(val)		bfin_write16(MXVR_GADDR, val)
    44. 

  44. #define bfin_read_MXVR_AADDR()			bfin_read32(MXVR_AADDR)
    45. 

  45. #define bfin_write_MXVR_AADDR(val)		bfin_write32(MXVR_AADDR, val)
    46. 

  46. 

  47. /* MXVR Allocation Table Registers */
    48. 

  48. 

  49. #define bfin_read_MXVR_ALLOC_0()		bfin_read32(MXVR_ALLOC_0)
    50. 

  50. #define bfin_write_MXVR_ALLOC_0(val)		bfin_write32(MXVR_ALLOC_0, val)
    51. 

  51. #define bfin_read_MXVR_ALLOC_1()		bfin_read32(MXVR_ALLOC_1)
    52. 

  52. #define bfin_write_MXVR_ALLOC_1(val)		bfin_write32(MXVR_ALLOC_1, val)
    53. 

  53. #define bfin_read_MXVR_ALLOC_2()		bfin_read32(MXVR_ALLOC_2)
    54. 

  54. #define bfin_write_MXVR_ALLOC_2(val)		bfin_write32(MXVR_ALLOC_2, val)
    55. 

  55. #define bfin_read_MXVR_ALLOC_3()		bfin_read32(MXVR_ALLOC_3)
    56. 

  56. #define bfin_write_MXVR_ALLOC_3(val)		bfin_write32(MXVR_ALLOC_3, val)
    57. 

  57. #define bfin_read_MXVR_ALLOC_4()		bfin_read32(MXVR_ALLOC_4)
    58. 

  58. #define bfin_write_MXVR_ALLOC_4(val)		bfin_write32(MXVR_ALLOC_4, val)
    59. 

  59. #define bfin_read_MXVR_ALLOC_5()		bfin_read32(MXVR_ALLOC_5)
    60. 

  60. #define bfin_write_MXVR_ALLOC_5(val)		bfin_write32(MXVR_ALLOC_5, val)
    61. 

  61. #define bfin_read_MXVR_ALLOC_6()		bfin_read32(MXVR_ALLOC_6)
    62. 

  62. #define bfin_write_MXVR_ALLOC_6(val)		bfin_write32(MXVR_ALLOC_6, val)
    63. 

  63. #define bfin_read_MXVR_ALLOC_7()		bfin_read32(MXVR_ALLOC_7)
    64. 

  64. #define bfin_write_MXVR_ALLOC_7(val)		bfin_write32(MXVR_ALLOC_7, val)
    65. 

  65. #define bfin_read_MXVR_ALLOC_8()		bfin_read32(MXVR_ALLOC_8)
    66. 

  66. #define bfin_write_MXVR_ALLOC_8(val)		bfin_write32(MXVR_ALLOC_8, val)
    67. 

  67. #define bfin_read_MXVR_ALLOC_9()		bfin_read32(MXVR_ALLOC_9)
    68. 

  68. #define bfin_write_MXVR_ALLOC_9(val)		bfin_write32(MXVR_ALLOC_9, val)
    69. 

  69. #define bfin_read_MXVR_ALLOC_10()		bfin_read32(MXVR_ALLOC_10)
    70. 

  70. #define bfin_write_MXVR_ALLOC_10(val)		bfin_write32(MXVR_ALLOC_10, val)
    71. 

  71. #define bfin_read_MXVR_ALLOC_11()		bfin_read32(MXVR_ALLOC_11)
    72. 

  72. #define bfin_write_MXVR_ALLOC_11(val)		bfin_write32(MXVR_ALLOC_11, val)
    73. 

  73. #define bfin_read_MXVR_ALLOC_12()		bfin_read32(MXVR_ALLOC_12)
    74. 

  74. #define bfin_write_MXVR_ALLOC_12(val)		bfin_write32(MXVR_ALLOC_12, val)
    75. 

  75. #define bfin_read_MXVR_ALLOC_13()		bfin_read32(MXVR_ALLOC_13)
    76. 

  76. #define bfin_write_MXVR_ALLOC_13(val)		bfin_write32(MXVR_ALLOC_13, val)
    77. 

  77. #define bfin_read_MXVR_ALLOC_14()		bfin_read32(MXVR_ALLOC_14)
    78. 

  78. #define bfin_write_MXVR_ALLOC_14(val)		bfin_write32(MXVR_ALLOC_14, val)
    79. 

  79. 

  80. /* MXVR Channel Assign Registers */
    81. 

  81. 

  82. #define bfin_read_MXVR_SYNC_LCHAN_0()		bfin_read32(MXVR_SYNC_LCHAN_0)
    83. 

  83. #define bfin_write_MXVR_SYNC_LCHAN_0(val)	bfin_write32(MXVR_SYNC_LCHAN_0, val)
    84. 

  84. #define bfin_read_MXVR_SYNC_LCHAN_1()		bfin_read32(MXVR_SYNC_LCHAN_1)
    85. 

  85. #define bfin_write_MXVR_SYNC_LCHAN_1(val)	bfin_write32(MXVR_SYNC_LCHAN_1, val)
    86. 

  86. #define bfin_read_MXVR_SYNC_LCHAN_2()		bfin_read32(MXVR_SYNC_LCHAN_2)
    87. 

  87. #define bfin_write_MXVR_SYNC_LCHAN_2(val)	bfin_write32(MXVR_SYNC_LCHAN_2, val)
    88. 

  88. #define bfin_read_MXVR_SYNC_LCHAN_3()		bfin_read32(MXVR_SYNC_LCHAN_3)
    89. 

  89. #define bfin_write_MXVR_SYNC_LCHAN_3(val)	bfin_write32(MXVR_SYNC_LCHAN_3, val)
    90. 

  90. #define bfin_read_MXVR_SYNC_LCHAN_4()		bfin_read32(MXVR_SYNC_LCHAN_4)
    91. 

  91. #define bfin_write_MXVR_SYNC_LCHAN_4(val)	bfin_write32(MXVR_SYNC_LCHAN_4, val)
    92. 

  92. #define bfin_read_MXVR_SYNC_LCHAN_5()		bfin_read32(MXVR_SYNC_LCHAN_5)
    93. 

  93. #define bfin_write_MXVR_SYNC_LCHAN_5(val)	bfin_write32(MXVR_SYNC_LCHAN_5, val)
    94. 

  94. #define bfin_read_MXVR_SYNC_LCHAN_6()		bfin_read32(MXVR_SYNC_LCHAN_6)
    95. 

  95. #define bfin_write_MXVR_SYNC_LCHAN_6(val)	bfin_write32(MXVR_SYNC_LCHAN_6, val)
    96. 

  96. #define bfin_read_MXVR_SYNC_LCHAN_7()		bfin_read32(MXVR_SYNC_LCHAN_7)
    97. 

  97. #define bfin_write_MXVR_SYNC_LCHAN_7(val)	bfin_write32(MXVR_SYNC_LCHAN_7, val)
    98. 

  98. 

  99. /* MXVR DMA0 Registers */
    100. 

  100. 

  101. #define bfin_read_MXVR_DMA0_CONFIG()		bfin_read32(MXVR_DMA0_CONFIG)
    102. 

  102. #define bfin_write_MXVR_DMA0_CONFIG(val)	bfin_write32(MXVR_DMA0_CONFIG, val)
    103. 

  103. #define bfin_read_MXVR_DMA0_START_ADDR()	bfin_read32(MXVR_DMA0_START_ADDR)
    104. 

  104. #define bfin_write_MXVR_DMA0_START_ADDR(val)	bfin_write32(MXVR_DMA0_START_ADDR)
    105. 

  105. #define bfin_read_MXVR_DMA0_COUNT()		bfin_read16(MXVR_DMA0_COUNT)
    106. 

  106. #define bfin_write_MXVR_DMA0_COUNT(val)		bfin_write16(MXVR_DMA0_COUNT, val)
    107. 

  107. #define bfin_read_MXVR_DMA0_CURR_ADDR()		bfin_read32(MXVR_DMA0_CURR_ADDR)
    108. 

  108. #define bfin_write_MXVR_DMA0_CURR_ADDR(val)	bfin_write32(MXVR_DMA0_CURR_ADDR)
    109. 

  109. #define bfin_read_MXVR_DMA0_CURR_COUNT()	bfin_read16(MXVR_DMA0_CURR_COUNT)
    110. 

  110. #define bfin_write_MXVR_DMA0_CURR_COUNT(val)	bfin_write16(MXVR_DMA0_CURR_COUNT, val)
    111. 

  111. 

  112. /* MXVR DMA1 Registers */
    113. 

  113. 

  114. #define bfin_read_MXVR_DMA1_CONFIG()		bfin_read32(MXVR_DMA1_CONFIG)
    115. 

  115. #define bfin_write_MXVR_DMA1_CONFIG(val)	bfin_write32(MXVR_DMA1_CONFIG, val)
    116. 

  116. #define bfin_read_MXVR_DMA1_START_ADDR()	bfin_read32(MXVR_DMA1_START_ADDR)
    117. 

  117. #define bfin_write_MXVR_DMA1_START_ADDR(val)	bfin_write32(MXVR_DMA1_START_ADDR)
    118. 

  118. #define bfin_read_MXVR_DMA1_COUNT()		bfin_read16(MXVR_DMA1_COUNT)
    119. 

  119. #define bfin_write_MXVR_DMA1_COUNT(val)		bfin_write16(MXVR_DMA1_COUNT, val)
    120. 

  120. #define bfin_read_MXVR_DMA1_CURR_ADDR()		bfin_read32(MXVR_DMA1_CURR_ADDR)
    121. 

  121. #define bfin_write_MXVR_DMA1_CURR_ADDR(val)	bfin_write32(MXVR_DMA1_CURR_ADDR)
    122. 

  122. #define bfin_read_MXVR_DMA1_CURR_COUNT()	bfin_read16(MXVR_DMA1_CURR_COUNT)
    123. 

  123. #define bfin_write_MXVR_DMA1_CURR_COUNT(val)	bfin_write16(MXVR_DMA1_CURR_COUNT, val)
    124. 

  124. 

  125. /* MXVR DMA2 Registers */
    126. 

  126. 

  127. #define bfin_read_MXVR_DMA2_CONFIG()		bfin_read32(MXVR_DMA2_CONFIG)
    128. 

  128. #define bfin_write_MXVR_DMA2_CONFIG(val)	bfin_write32(MXVR_DMA2_CONFIG, val)
    129. 

  129. #define bfin_read_MXVR_DMA2_START_ADDR() 	bfin_read32(MXVR_DMA2_START_ADDR)
    130. 

  130. #define bfin_write_MXVR_DMA2_START_ADDR(val) 	bfin_write32(MXVR_DMA2_START_ADDR)
    131. 

  131. #define bfin_read_MXVR_DMA2_COUNT()		bfin_read16(MXVR_DMA2_COUNT)
    132. 

  132. #define bfin_write_MXVR_DMA2_COUNT(val)		bfin_write16(MXVR_DMA2_COUNT, val)
    133. 

  133. #define bfin_read_MXVR_DMA2_CURR_ADDR() 	bfin_read32(MXVR_DMA2_CURR_ADDR)
    134. 

  134. #define bfin_write_MXVR_DMA2_CURR_ADDR(val) 	bfin_write32(MXVR_DMA2_CURR_ADDR)
    135. 

  135. #define bfin_read_MXVR_DMA2_CURR_COUNT()	bfin_read16(MXVR_DMA2_CURR_COUNT)
    136. 

  136. #define bfin_write_MXVR_DMA2_CURR_COUNT(val)	bfin_write16(MXVR_DMA2_CURR_COUNT, val)
    137. 

  137. 

  138. /* MXVR DMA3 Registers */
    139. 

  139. 

  140. #define bfin_read_MXVR_DMA3_CONFIG()		bfin_read32(MXVR_DMA3_CONFIG)
    141. 

  141. #define bfin_write_MXVR_DMA3_CONFIG(val)	bfin_write32(MXVR_DMA3_CONFIG, val)
    142. 

  142. #define bfin_read_MXVR_DMA3_START_ADDR() 	bfin_read32(MXVR_DMA3_START_ADDR)
    143. 

  143. #define bfin_write_MXVR_DMA3_START_ADDR(val) 	bfin_write32(MXVR_DMA3_START_ADDR)
    144. 

  144. #define bfin_read_MXVR_DMA3_COUNT()		bfin_read16(MXVR_DMA3_COUNT)
    145. 

  145. #define bfin_write_MXVR_DMA3_COUNT(val)		bfin_write16(MXVR_DMA3_COUNT, val)
    146. 

  146. #define bfin_read_MXVR_DMA3_CURR_ADDR() 	bfin_read32(MXVR_DMA3_CURR_ADDR)
    147. 

  147. #define bfin_write_MXVR_DMA3_CURR_ADDR(val) 	bfin_write32(MXVR_DMA3_CURR_ADDR)
    148. 

  148. #define bfin_read_MXVR_DMA3_CURR_COUNT()	bfin_read16(MXVR_DMA3_CURR_COUNT)
    149. 

  149. #define bfin_write_MXVR_DMA3_CURR_COUNT(val)	bfin_write16(MXVR_DMA3_CURR_COUNT, val)
    150. 

  150. 

  151. /* MXVR DMA4 Registers */
    152. 

  152. 

  153. #define bfin_read_MXVR_DMA4_CONFIG()		bfin_read32(MXVR_DMA4_CONFIG)
    154. 

  154. #define bfin_write_MXVR_DMA4_CONFIG(val)	bfin_write32(MXVR_DMA4_CONFIG, val)
    155. 

  155. #define bfin_read_MXVR_DMA4_START_ADDR() 	bfin_read32(MXVR_DMA4_START_ADDR)
    156. 

  156. #define bfin_write_MXVR_DMA4_START_ADDR(val) 	bfin_write32(MXVR_DMA4_START_ADDR)
    157. 

  157. #define bfin_read_MXVR_DMA4_COUNT()		bfin_read16(MXVR_DMA4_COUNT)
    158. 

  158. #define bfin_write_MXVR_DMA4_COUNT(val)		bfin_write16(MXVR_DMA4_COUNT, val)
    159. 

  159. #define bfin_read_MXVR_DMA4_CURR_ADDR() 	bfin_read32(MXVR_DMA4_CURR_ADDR)
    160. 

  160. #define bfin_write_MXVR_DMA4_CURR_ADDR(val) 	bfin_write32(MXVR_DMA4_CURR_ADDR)
    161. 

  161. #define bfin_read_MXVR_DMA4_CURR_COUNT()	bfin_read16(MXVR_DMA4_CURR_COUNT)
    162. 

  162. #define bfin_write_MXVR_DMA4_CURR_COUNT(val)	bfin_write16(MXVR_DMA4_CURR_COUNT, val)
    163. 

  163. 

  164. /* MXVR DMA5 Registers */
    165. 

  165. 

  166. #define bfin_read_MXVR_DMA5_CONFIG()		bfin_read32(MXVR_DMA5_CONFIG)
    167. 

  167. #define bfin_write_MXVR_DMA5_CONFIG(val)	bfin_write32(MXVR_DMA5_CONFIG, val)
    168. 

  168. #define bfin_read_MXVR_DMA5_START_ADDR() 	bfin_read32(MXVR_DMA5_START_ADDR)
    169. 

  169. #define bfin_write_MXVR_DMA5_START_ADDR(val) 	bfin_write32(MXVR_DMA5_START_ADDR)
    170. 

  170. #define bfin_read_MXVR_DMA5_COUNT()		bfin_read16(MXVR_DMA5_COUNT)
    171. 

  171. #define bfin_write_MXVR_DMA5_COUNT(val)		bfin_write16(MXVR_DMA5_COUNT, val)
    172. 

  172. #define bfin_read_MXVR_DMA5_CURR_ADDR() 	bfin_read32(MXVR_DMA5_CURR_ADDR)
    173. 

  173. #define bfin_write_MXVR_DMA5_CURR_ADDR(val) 	bfin_write32(MXVR_DMA5_CURR_ADDR)
    174. 

  174. #define bfin_read_MXVR_DMA5_CURR_COUNT()	bfin_read16(MXVR_DMA5_CURR_COUNT)
    175. 

  175. #define bfin_write_MXVR_DMA5_CURR_COUNT(val)	bfin_write16(MXVR_DMA5_CURR_COUNT, val)
    176. 

  176. 

  177. /* MXVR DMA6 Registers */
    178. 

  178. 

  179. #define bfin_read_MXVR_DMA6_CONFIG()		bfin_read32(MXVR_DMA6_CONFIG)
    180.