rtuTemperatureHumidityDataOperation.h 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233
  1. /*
  2. * Copyright (C) 2009 Nokia
  3. * Copyright (C) 2009 Texas Instruments
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. */
  9. #define OMAP2430_CONTROL_PADCONF_MUX_PBASE 0x49002030LU
  10. #define OMAP2430_MUX(mode0, mux_value) \
  11. { \
  12. .reg_offset = (OMAP2430_CONTROL_PADCONF_##mode0##_OFFSET), \
  13. .value = (mux_value), \
  14. }
  15. /*
  16. * OMAP2430 CONTROL_PADCONF* register offsets for pin-muxing
  17. *
  18. * Extracted from the TRM. Add 0x49002030 to these values to get the
  19. * absolute addresses. The name in the macro is the mode-0 name of
  20. * the pin. NOTE: These registers are 8-bits wide.
  21. *
  22. * Note that these defines use SDMMC instead of MMC for compatibility
  23. * with signal names used in 3630.
  24. */
  25. #define OMAP2430_CONTROL_PADCONF_GPMC_CLK_OFFSET 0x000
  26. #define OMAP2430_CONTROL_PADCONF_GPMC_NCS0_OFFSET 0x001
  27. #define OMAP2430_CONTROL_PADCONF_GPMC_NCS1_OFFSET 0x002
  28. #define OMAP2430_CONTROL_PADCONF_GPMC_NCS2_OFFSET 0x003
  29. #define OMAP2430_CONTROL_PADCONF_GPMC_NCS3_OFFSET 0x004
  30. #define OMAP2430_CONTROL_PADCONF_GPMC_NCS4_OFFSET 0x005
  31. #define OMAP2430_CONTROL_PADCONF_GPMC_NCS5_OFFSET 0x006
  32. #define OMAP2430_CONTROL_PADCONF_GPMC_NCS6_OFFSET 0x007
  33. #define OMAP2430_CONTROL_PADCONF_GPMC_NCS7_OFFSET 0x008
  34. #define OMAP2430_CONTROL_PADCONF_GPMC_NADV_ALE_OFFSET 0x009
  35. #define OMAP2430_CONTROL_PADCONF_GPMC_NOE_NRE_OFFSET 0x00a
  36. #define OMAP2430_CONTROL_PADCONF_GPMC_NWE_OFFSET 0x00b
  37. #define OMAP2430_CONTROL_PADCONF_GPMC_NBE0_CLE_OFFSET 0x00c
  38. #define OMAP2430_CONTROL_PADCONF_GPMC_NBE1_OFFSET 0x00d
  39. #define OMAP2430_CONTROL_PADCONF_GPMC_NWP_OFFSET 0x00e
  40. #define OMAP2430_CONTROL_PADCONF_GPMC_WAIT0_OFFSET 0x00f
  41. #define OMAP2430_CONTROL_PADCONF_GPMC_WAIT1_OFFSET 0x010
  42. #define OMAP2430_CONTROL_PADCONF_GPMC_WAIT2_OFFSET 0x011
  43. #define OMAP2430_CONTROL_PADCONF_GPMC_WAIT3_OFFSET 0x012
  44. #define OMAP2430_CONTROL_PADCONF_SDRC_CLK_OFFSET 0x013
  45. #define OMAP2430_CONTROL_PADCONF_SDRC_NCLK_OFFSET 0x014
  46. #define OMAP2430_CONTROL_PADCONF_SDRC_NCS0_OFFSET 0x015
  47. #define OMAP2430_CONTROL_PADCONF_SDRC_NCS1_OFFSET 0x016
  48. #define OMAP2430_CONTROL_PADCONF_SDRC_CKE0_OFFSET 0x017
  49. #define OMAP2430_CONTROL_PADCONF_SDRC_CKE1_OFFSET 0x018
  50. #define OMAP2430_CONTROL_PADCONF_SDRC_NRAS_OFFSET 0x019
  51. #define OMAP2430_CONTROL_PADCONF_SDRC_NCAS_OFFSET 0x01a
  52. #define OMAP2430_CONTROL_PADCONF_SDRC_NWE_OFFSET 0x01b
  53. #define OMAP2430_CONTROL_PADCONF_SDRC_DM0_OFFSET 0x01c
  54. #define OMAP2430_CONTROL_PADCONF_SDRC_DM1_OFFSET 0x01d
  55. #define OMAP2430_CONTROL_PADCONF_SDRC_DM2_OFFSET 0x01e
  56. #define OMAP2430_CONTROL_PADCONF_SDRC_DM3_OFFSET 0x01f
  57. #define OMAP2430_CONTROL_PADCONF_SDRC_DQS0_OFFSET 0x020
  58. #define OMAP2430_CONTROL_PADCONF_SDRC_DQS1_OFFSET 0x021
  59. #define OMAP2430_CONTROL_PADCONF_SDRC_DQS2_OFFSET 0x022
  60. #define OMAP2430_CONTROL_PADCONF_SDRC_DQS3_OFFSET 0x023
  61. #define OMAP2430_CONTROL_PADCONF_SDRC_A14_OFFSET 0x024
  62. #define OMAP2430_CONTROL_PADCONF_SDRC_A13_OFFSET 0x025
  63. #define OMAP2430_CONTROL_PADCONF_SDRC_A12_OFFSET 0x026
  64. #define OMAP2430_CONTROL_PADCONF_SDRC_BA1_OFFSET 0x027
  65. #define OMAP2430_CONTROL_PADCONF_SDRC_BA0_OFFSET 0x028
  66. #define OMAP2430_CONTROL_PADCONF_SDRC_A11_OFFSET 0x029
  67. #define OMAP2430_CONTROL_PADCONF_SDRC_A10_OFFSET 0x02a
  68. #define OMAP2430_CONTROL_PADCONF_SDRC_A9_OFFSET 0x02b
  69. #define OMAP2430_CONTROL_PADCONF_SDRC_A8_OFFSET 0x02c
  70. #define OMAP2430_CONTROL_PADCONF_SDRC_A7_OFFSET 0x02d
  71. #define OMAP2430_CONTROL_PADCONF_SDRC_A6_OFFSET 0x02e
  72. #define OMAP2430_CONTROL_PADCONF_SDRC_A5_OFFSET 0x02f
  73. #define OMAP2430_CONTROL_PADCONF_SDRC_A4_OFFSET 0x030
  74. #define OMAP2430_CONTROL_PADCONF_SDRC_A3_OFFSET 0x031
  75. #define OMAP2430_CONTROL_PADCONF_SDRC_A2_OFFSET 0x032
  76. #define OMAP2430_CONTROL_PADCONF_SDRC_A1_OFFSET 0x033
  77. #define OMAP2430_CONTROL_PADCONF_SDRC_A0_OFFSET 0x034
  78. #define OMAP2430_CONTROL_PADCONF_SDRC_D31_OFFSET 0x035
  79. #define OMAP2430_CONTROL_PADCONF_SDRC_D30_OFFSET 0x036
  80. #define OMAP2430_CONTROL_PADCONF_SDRC_D29_OFFSET 0x037
  81. #define OMAP2430_CONTROL_PADCONF_SDRC_D28_OFFSET 0x038
  82. #define OMAP2430_CONTROL_PADCONF_SDRC_D27_OFFSET 0x039
  83. #define OMAP2430_CONTROL_PADCONF_SDRC_D26_OFFSET 0x03a
  84. #define OMAP2430_CONTROL_PADCONF_SDRC_D25_OFFSET 0x03b
  85. #define OMAP2430_CONTROL_PADCONF_SDRC_D24_OFFSET 0x03c
  86. #define OMAP2430_CONTROL_PADCONF_SDRC_D23_OFFSET 0x03d
  87. #define OMAP2430_CONTROL_PADCONF_SDRC_D22_OFFSET 0x03e
  88. #define OMAP2430_CONTROL_PADCONF_SDRC_D21_OFFSET 0x03f
  89. #define OMAP2430_CONTROL_PADCONF_SDRC_D20_OFFSET 0x040
  90. #define OMAP2430_CONTROL_PADCONF_SDRC_D19_OFFSET 0x041
  91. #define OMAP2430_CONTROL_PADCONF_SDRC_D18_OFFSET 0x042
  92. #define OMAP2430_CONTROL_PADCONF_SDRC_D17_OFFSET 0x043
  93. #define OMAP2430_CONTROL_PADCONF_SDRC_D16_OFFSET 0x044
  94. #define OMAP2430_CONTROL_PADCONF_SDRC_D15_OFFSET 0x045
  95. #define OMAP2430_CONTROL_PADCONF_SDRC_D14_OFFSET 0x046
  96. #define OMAP2430_CONTROL_PADCONF_SDRC_D13_OFFSET 0x047
  97. #define OMAP2430_CONTROL_PADCONF_SDRC_D12_OFFSET 0x048
  98. #define OMAP2430_CONTROL_PADCONF_SDRC_D11_OFFSET 0x049
  99. #define OMAP2430_CONTROL_PADCONF_SDRC_D10_OFFSET 0x04a
  100. #define OMAP2430_CONTROL_PADCONF_SDRC_D9_OFFSET 0x04b
  101. #define OMAP2430_CONTROL_PADCONF_SDRC_D8_OFFSET 0x04c
  102. #define OMAP2430_CONTROL_PADCONF_SDRC_D7_OFFSET 0x04d
  103. #define OMAP2430_CONTROL_PADCONF_SDRC_D6_OFFSET 0x04e
  104. #define OMAP2430_CONTROL_PADCONF_SDRC_D5_OFFSET 0x04f
  105. #define OMAP2430_CONTROL_PADCONF_SDRC_D4_OFFSET 0x050
  106. #define OMAP2430_CONTROL_PADCONF_SDRC_D3_OFFSET 0x051
  107. #define OMAP2430_CONTROL_PADCONF_SDRC_D2_OFFSET 0x052
  108. #define OMAP2430_CONTROL_PADCONF_SDRC_D1_OFFSET 0x053
  109. #define OMAP2430_CONTROL_PADCONF_SDRC_D0_OFFSET 0x054
  110. #define OMAP2430_CONTROL_PADCONF_GPMC_A10_OFFSET 0x055
  111. #define OMAP2430_CONTROL_PADCONF_GPMC_A9_OFFSET 0x056
  112. #define OMAP2430_CONTROL_PADCONF_GPMC_A8_OFFSET 0x057
  113. #define OMAP2430_CONTROL_PADCONF_GPMC_A7_OFFSET 0x058
  114. #define OMAP2430_CONTROL_PADCONF_GPMC_A6_OFFSET 0x059
  115. #define OMAP2430_CONTROL_PADCONF_GPMC_A5_OFFSET 0x05a
  116. #define OMAP2430_CONTROL_PADCONF_GPMC_A4_OFFSET 0x05b
  117. #define OMAP2430_CONTROL_PADCONF_GPMC_A3_OFFSET 0x05c
  118. #define OMAP2430_CONTROL_PADCONF_GPMC_A2_OFFSET 0x05d
  119. #define OMAP2430_CONTROL_PADCONF_GPMC_A1_OFFSET 0x05e
  120. #define OMAP2430_CONTROL_PADCONF_GPMC_D15_OFFSET 0x05f
  121. #define OMAP2430_CONTROL_PADCONF_GPMC_D14_OFFSET 0x060
  122. #define OMAP2430_CONTROL_PADCONF_GPMC_D13_OFFSET 0x061
  123. #define OMAP2430_CONTROL_PADCONF_GPMC_D12_OFFSET 0x062
  124. #define OMAP2430_CONTROL_PADCONF_GPMC_D11_OFFSET 0x063
  125. #define OMAP2430_CONTROL_PADCONF_GPMC_D10_OFFSET 0x064
  126. #define OMAP2430_CONTROL_PADCONF_GPMC_D9_OFFSET 0x065
  127. #define OMAP2430_CONTROL_PADCONF_GPMC_D8_OFFSET 0x066
  128. #define OMAP2430_CONTROL_PADCONF_GPMC_D7_OFFSET 0x067
  129. #define OMAP2430_CONTROL_PADCONF_GPMC_D6_OFFSET 0x068
  130. #define OMAP2430_CONTROL_PADCONF_GPMC_D5_OFFSET 0x069
  131. #define OMAP2430_CONTROL_PADCONF_GPMC_D4_OFFSET 0x06a
  132. #define OMAP2430_CONTROL_PADCONF_GPMC_D3_OFFSET 0x06b
  133. #define OMAP2430_CONTROL_PADCONF_GPMC_D2_OFFSET 0x06c
  134. #define OMAP2430_CONTROL_PADCONF_GPMC_D1_OFFSET 0x06d
  135. #define OMAP2430_CONTROL_PADCONF_GPMC_D0_OFFSET 0x06e
  136. #define OMAP2430_CONTROL_PADCONF_DSS_DATA0_OFFSET 0x06f
  137. #define OMAP2430_CONTROL_PADCONF_DSS_DATA1_OFFSET 0x070
  138. #define OMAP2430_CONTROL_PADCONF_DSS_DATA2_OFFSET 0x071
  139. #define OMAP2430_CONTROL_PADCONF_DSS_DATA3_OFFSET 0x072
  140. #define OMAP2430_CONTROL_PADCONF_DSS_DATA4_OFFSET 0x073
  141. #define OMAP2430_CONTROL_PADCONF_DSS_DATA5_OFFSET 0x074
  142. #define OMAP2430_CONTROL_PADCONF_DSS_DATA6_OFFSET 0x075
  143. #define OMAP2430_CONTROL_PADCONF_DSS_DATA7_OFFSET 0x076
  144. #define OMAP2430_CONTROL_PADCONF_DSS_DATA8_OFFSET 0x077
  145. #define OMAP2430_CONTROL_PADCONF_DSS_DATA9_OFFSET 0x078
  146. #define OMAP2430_CONTROL_PADCONF_DSS_DATA10_OFFSET 0x079
  147. #define OMAP2430_CONTROL_PADCONF_DSS_DATA11_OFFSET 0x07a
  148. #define OMAP2430_CONTROL_PADCONF_DSS_DATA12_OFFSET 0x07b
  149. #define OMAP2430_CONTROL_PADCONF_DSS_DATA13_OFFSET 0x07c
  150. #define OMAP2430_CONTROL_PADCONF_DSS_DATA14_OFFSET 0x07d
  151. #define OMAP2430_CONTROL_PADCONF_DSS_DATA15_OFFSET 0x07e
  152. #define OMAP2430_CONTROL_PADCONF_DSS_DATA16_OFFSET 0x07f
  153. #define OMAP2430_CONTROL_PADCONF_DSS_DATA17_OFFSET 0x080
  154. #define OMAP2430_CONTROL_PADCONF_UART1_CTS_OFFSET 0x081
  155. #define OMAP2430_CONTROL_PADCONF_UART1_RTS_OFFSET 0x082
  156. #define OMAP2430_CONTROL_PADCONF_UART1_TX_OFFSET 0x083
  157. #define OMAP2430_CONTROL_PADCONF_UART1_RX_OFFSET 0x084
  158. #define OMAP2430_CONTROL_PADCONF_MCBSP2_DR_OFFSET 0x085
  159. #define OMAP2430_CONTROL_PADCONF_MCBSP2_CLKX_OFFSET 0x086
  160. #define OMAP2430_CONTROL_PADCONF_DSS_PCLK_OFFSET 0x087
  161. #define OMAP2430_CONTROL_PADCONF_DSS_VSYNC_OFFSET 0x088
  162. #define OMAP2430_CONTROL_PADCONF_DSS_HSYNC_OFFSET 0x089
  163. #define OMAP2430_CONTROL_PADCONF_DSS_ACBIAS_OFFSET 0x08a
  164. #define OMAP2430_CONTROL_PADCONF_SYS_NRESPWRON_OFFSET 0x08b
  165. #define OMAP2430_CONTROL_PADCONF_SYS_NRESWARM_OFFSET 0x08c
  166. #define OMAP2430_CONTROL_PADCONF_SYS_NIRQ0_OFFSET 0x08d
  167. #define OMAP2430_CONTROL_PADCONF_SYS_NIRQ1_OFFSET 0x08e
  168. #define OMAP2430_CONTROL_PADCONF_SYS_VMODE_OFFSET 0x08f
  169. #define OMAP2430_CONTROL_PADCONF_GPIO_128_OFFSET 0x090
  170. #define OMAP2430_CONTROL_PADCONF_GPIO_129_OFFSET 0x091
  171. #define OMAP2430_CONTROL_PADCONF_GPIO_130_OFFSET 0x092
  172. #define OMAP2430_CONTROL_PADCONF_GPIO_131_OFFSET 0x093
  173. #define OMAP2430_CONTROL_PADCONF_SYS_32K_OFFSET 0x094
  174. #define OMAP2430_CONTROL_PADCONF_SYS_XTALIN_OFFSET 0x095
  175. #define OMAP2430_CONTROL_PADCONF_SYS_XTALOUT_OFFSET 0x096
  176. #define OMAP2430_CONTROL_PADCONF_GPIO_132_OFFSET 0x097
  177. #define OMAP2430_CONTROL_PADCONF_SYS_CLKREQ_OFFSET 0x098
  178. #define OMAP2430_CONTROL_PADCONF_SYS_CLKOUT_OFFSET 0x099
  179. #define OMAP2430_CONTROL_PADCONF_GPIO_151_OFFSET 0x09a
  180. #define OMAP2430_CONTROL_PADCONF_GPIO_133_OFFSET 0x09b
  181. #define OMAP2430_CONTROL_PADCONF_JTAG_EMU1_OFFSET 0x09c
  182. #define OMAP2430_CONTROL_PADCONF_JTAG_EMU0_OFFSET 0x09d
  183. #define OMAP2430_CONTROL_PADCONF_JTAG_NTRST_OFFSET 0x09e
  184. #define OMAP2430_CONTROL_PADCONF_JTAG_TCK_OFFSET 0x09f
  185. #define OMAP2430_CONTROL_PADCONF_JTAG_RTCK_OFFSET 0x0a0
  186. #define OMAP2430_CONTROL_PADCONF_JTAG_TMS_OFFSET 0x0a1
  187. #define OMAP2430_CONTROL_PADCONF_JTAG_TDI_OFFSET 0x0a2
  188. #define OMAP2430_CONTROL_PADCONF_JTAG_TDO_OFFSET 0x0a3
  189. #define OMAP2430_CONTROL_PADCONF_CAM_D9_OFFSET 0x0a4
  190. #define OMAP2430_CONTROL_PADCONF_CAM_D8_OFFSET 0x0a5
  191. #define OMAP2430_CONTROL_PADCONF_CAM_D7_OFFSET 0x0a6
  192. #define OMAP2430_CONTROL_PADCONF_CAM_D6_OFFSET 0x0a7
  193. #define OMAP2430_CONTROL_PADCONF_CAM_D5_OFFSET 0x0a8
  194. #define OMAP2430_CONTROL_PADCONF_CAM_D4_OFFSET 0x0a9
  195. #define OMAP2430_CONTROL_PADCONF_CAM_D3_OFFSET 0x0aa
  196. #define OMAP2430_CONTROL_PADCONF_CAM_D2_OFFSET 0x0ab
  197. #define OMAP2430_CONTROL_PADCONF_CAM_D1_OFFSET 0x0ac
  198. #define OMAP2430_CONTROL_PADCONF_CAM_D0_OFFSET 0x0ad
  199. #define OMAP2430_CONTROL_PADCONF_CAM_HS_OFFSET 0x0ae
  200. #define OMAP2430_CONTROL_PADCONF_CAM_VS_OFFSET 0x0af
  201. #define OMAP2430_CONTROL_PADCONF_CAM_LCLK_OFFSET 0x0b0
  202. #define OMAP2430_CONTROL_PADCONF_CAM_XCLK_OFFSET 0x0b1
  203. #define OMAP2430_CONTROL_PADCONF_CAM_D11_OFFSET 0x0b2
  204. #define OMAP2430_CONTROL_PADCONF_CAM_D10_OFFSET 0x0b3
  205. #define OMAP2430_CONTROL_PADCONF_GPIO_134_OFFSET 0x0b4
  206. #define OMAP2430_CONTROL_PADCONF_GPIO_135_OFFSET 0x0b5
  207. #define OMAP2430_CONTROL_PADCONF_GPIO_136_OFFSET 0x0b6
  208. #define OMAP2430_CONTROL_PADCONF_GPIO_137_OFFSET 0x0b7
  209. #define OMAP2430_CONTROL_PADCONF_GPIO_138_OFFSET 0x0b8
  210. #define OMAP2430_CONTROL_PADCONF_GPIO_139_OFFSET 0x0b9
  211. #define OMAP2430_CONTROL_PADCONF_GPIO_140_OFFSET 0x0ba
  212. #define OMAP2430_CONTROL_PADCONF_GPIO_141_OFFSET 0x0bb
  213. #define OMAP2430_CONTROL_PADCONF_GPIO_142_OFFSET 0x0bc
  214. #define OMAP2430_CONTROL_PADCONF_GPIO_154_OFFSET 0x0bd
  215. #define OMAP2430_CONTROL_PADCONF_GPIO_148_OFFSET 0x0be
  216. #define OMAP2430_CONTROL_PADCONF_GPIO_149_OFFSET 0x0bf
  217. #define OMAP2430_CONTROL_PADCONF_GPIO_150_OFFSET 0x0c0
  218. #define OMAP2430_CONTROL_PADCONF_GPIO_152_OFFSET 0x0c1
  219. #define OMAP2430_CONTROL_PADCONF_GPIO_153_OFFSET 0x0c2
  220. #define OMAP2430_CONTROL_PADCONF_SDMMC1_CLKO_OFFSET 0x0c3
  221. #define OMAP2430_CONTROL_PADCONF_SDMMC1_CMD_OFFSET 0x0c4
  222. #define OMAP2430_CONTROL_PADCONF_SDMMC1_DAT0_OFFSET 0x0c5
  223. #define OMAP2430_CONTROL_PADCONF_SDMMC1_DAT1_OFFSET 0x0c6
  224. #define OMAP2430_CONTROL_PADCONF_SDMMC1_DAT2_OFFSET 0x0c7
  225. #define OMAP2430_CONTROL_PADCONF_SDMMC1_DAT3_OFFSET 0x0c8
  226. #define OMAP2430_CONTROL_PADCONF_SDMMC2_CLKO_OFFSET 0x0c9
  227. #define OMAP2430_CONTROL_PADCONF_SDMMC2_DAT3_OFFSET 0x0ca
  228. #define OMAP2430_CONTROL_PADCONF_SDMMC2_CMD_OFFSET 0x0cb
  229. #define OMAP2430_CONTROL_PADCONF_SDMMC2_DAT0_OFFSET 0x0cc
  230. #define OMAP2430_CONTROL_PADCONF_SDMMC2_DAT2_OFFSET 0x0cd