Etusivu Tutki Apua
Kirjaudu sisään
lixinru
/
aiot
1
0
Fork 0
Tiedostot Ongelmat 0 Pull-pyynnöt 0 Wiki
Puu: b805cf2e77
Branchit Tagit
aiot
/
waterInvestigationHiddenDanger
/
dataSharedMemory
/
memoryCall.h

memoryCall.h 1.9 KB
Historia Raaka

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859 
  1. #ifndef _M32700UT_M32700UT_PLD_H
    2. 

  2. #define _M32700UT_M32700UT_PLD_H
    3. 

  3. 

  4. /*
    5. 

  5.  * include/asm-m32r/m32700ut/m32700ut_pld.h
    6. 

  6.  *
    7. 

  7.  * Definitions for Programmable Logic Device(PLD) on M32700UT board.
    8. 

  8.  *
    9. 

  9.  * Copyright (c) 2002	Takeo Takahashi
    10. 

  10.  *
    11. 

  11.  * This file is subject to the terms and conditions of the GNU General
    12. 

  12.  * Public License.  See the file "COPYING" in the main directory of
    13. 

  13.  * this archive for more details.
    14. 

  14.  */
    15. 

  15. 

  16. #if defined(CONFIG_PLAT_M32700UT) || defined(CONFIG_PLAT_USRV)
    17. 

  17. #define PLD_PLAT_BASE		0x04c00000
    18. 

  18. #else
    19. 

  19. #error "no platform configuration"
    20. 

  20. #endif
    21. 

  21. 

  22. #ifndef __ASSEMBLY__
    23. 

  23. /*
    24. 

  24.  * C functions use non-cache address.
    25. 

  25.  */
    26. 

  26. #define PLD_BASE		(PLD_PLAT_BASE /* + NONCACHE_OFFSET */)
    27. 

  27. #define __reg8			(volatile unsigned char *)
    28. 

  28. #define __reg16			(volatile unsigned short *)
    29. 

  29. #define __reg32			(volatile unsigned int *)
    30. 

  30. #else
    31. 

  31. #define PLD_BASE		(PLD_PLAT_BASE + NONCACHE_OFFSET)
    32. 

  32. #define __reg8
    33. 

  33. #define __reg16
    34. 

  34. #define __reg32
    35. 

  35. #endif /* __ASSEMBLY__ */
    36. 

  36. 

  37. /* CFC */
    38. 

  38. #define	PLD_CFRSTCR		__reg16(PLD_BASE + 0x0000)
    39. 

  39. #define PLD_CFSTS		__reg16(PLD_BASE + 0x0002)
    40. 

  40. #define PLD_CFIMASK		__reg16(PLD_BASE + 0x0004)
    41. 

  41. #define PLD_CFBUFCR		__reg16(PLD_BASE + 0x0006)
    42. 

  42. #define PLD_CFVENCR		__reg16(PLD_BASE + 0x0008)
    43. 

  43. #define PLD_CFCR0		__reg16(PLD_BASE + 0x000a)
    44. 

  44. #define PLD_CFCR1		__reg16(PLD_BASE + 0x000c)
    45. 

  45. #define PLD_IDERSTCR		__reg16(PLD_BASE + 0x0010)
    46. 

  46. 

  47. /* MMC */
    48. 

  48. #define PLD_MMCCR		__reg16(PLD_BASE + 0x4000)
    49. 

  49. #define PLD_MMCMOD		__reg16(PLD_BASE + 0x4002)
    50. 

  50. #define PLD_MMCSTS		__reg16(PLD_BASE + 0x4006)
    51. 

  51. #define PLD_MMCBAUR		__reg16(PLD_BASE + 0x400a)
    52. 

  52. #define PLD_MMCCMDBCUT		__reg16(PLD_BASE + 0x400c)
    53. 

  53. #define PLD_MMCCDTBCUT		__reg16(PLD_BASE + 0x400e)
    54. 

  54. #define PLD_MMCDET		__reg16(PLD_BASE + 0x4010)
    55. 

  55. #define PLD_MMCWP		__reg16(PLD_BASE + 0x4012)
    56. 

  56. #define PLD_MMCWDATA		__reg16(PLD_BASE + 0x5000)
    57. 

  57. #define PLD_MMCRDATA		__reg16(PLD_BASE + 0x6000)
    58. 

  58. #define PLD_MMCCMDDATA		__reg16(PLD_BASE + 0x7000)
    59. 

  59. #define PLD_MMCRSPDATA		__reg16(PLD_BASE + 0x7006)
    60.