heterogeneousDataSynchronization.h 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373
  1. /*
  2. * Miscellaneous IOCTL commands for Dynamic Power Management Controller Driver
  3. *
  4. * Copyright (C) 2004-2009 Analog Device Inc.
  5. *
  6. * Licensed under the GPL-2
  7. */
  8. #ifndef _BLACKFIN_DPMC_H_
  9. #define _BLACKFIN_DPMC_H_
  10. #ifdef __ASSEMBLY__
  11. #define PM_REG0 R7
  12. #define PM_REG1 R6
  13. #define PM_REG2 R5
  14. #define PM_REG3 R4
  15. #define PM_REG4 R3
  16. #define PM_REG5 R2
  17. #define PM_REG6 R1
  18. #define PM_REG7 R0
  19. #define PM_REG8 P5
  20. #define PM_REG9 P4
  21. #define PM_REG10 P3
  22. #define PM_REG11 P2
  23. #define PM_REG12 P1
  24. #define PM_REG13 P0
  25. #define PM_REGSET0 R7:7
  26. #define PM_REGSET1 R7:6
  27. #define PM_REGSET2 R7:5
  28. #define PM_REGSET3 R7:4
  29. #define PM_REGSET4 R7:3
  30. #define PM_REGSET5 R7:2
  31. #define PM_REGSET6 R7:1
  32. #define PM_REGSET7 R7:0
  33. #define PM_REGSET8 R7:0, P5:5
  34. #define PM_REGSET9 R7:0, P5:4
  35. #define PM_REGSET10 R7:0, P5:3
  36. #define PM_REGSET11 R7:0, P5:2
  37. #define PM_REGSET12 R7:0, P5:1
  38. #define PM_REGSET13 R7:0, P5:0
  39. #define _PM_PUSH(n, x, w, base) PM_REG##n = w[FP + ((x) - (base))];
  40. #define _PM_POP(n, x, w, base) w[FP + ((x) - (base))] = PM_REG##n;
  41. #define PM_PUSH_SYNC(n) [--sp] = (PM_REGSET##n);
  42. #define PM_POP_SYNC(n) (PM_REGSET##n) = [sp++];
  43. #define PM_PUSH(n, x) PM_REG##n = [FP++];
  44. #define PM_POP(n, x) [FP--] = PM_REG##n;
  45. #define PM_CORE_PUSH(n, x) _PM_PUSH(n, x, , COREMMR_BASE)
  46. #define PM_CORE_POP(n, x) _PM_POP(n, x, , COREMMR_BASE)
  47. #define PM_SYS_PUSH(n, x) _PM_PUSH(n, x, , SYSMMR_BASE)
  48. #define PM_SYS_POP(n, x) _PM_POP(n, x, , SYSMMR_BASE)
  49. #define PM_SYS_PUSH16(n, x) _PM_PUSH(n, x, w, SYSMMR_BASE)
  50. #define PM_SYS_POP16(n, x) _PM_POP(n, x, w, SYSMMR_BASE)
  51. .macro bfin_init_pm_bench_cycles
  52. #ifdef CONFIG_BFIN_PM_WAKEUP_TIME_BENCH
  53. R4 = 0;
  54. CYCLES = R4;
  55. CYCLES2 = R4;
  56. R4 = SYSCFG;
  57. BITSET(R4, 1);
  58. SYSCFG = R4;
  59. #endif
  60. .endm
  61. .macro bfin_cpu_reg_save
  62. /*
  63. * Save the core regs early so we can blow them away when
  64. * saving/restoring MMR states
  65. */
  66. [--sp] = (R7:0, P5:0);
  67. [--sp] = fp;
  68. [--sp] = usp;
  69. [--sp] = i0;
  70. [--sp] = i1;
  71. [--sp] = i2;
  72. [--sp] = i3;
  73. [--sp] = m0;
  74. [--sp] = m1;
  75. [--sp] = m2;
  76. [--sp] = m3;
  77. [--sp] = l0;
  78. [--sp] = l1;
  79. [--sp] = l2;
  80. [--sp] = l3;
  81. [--sp] = b0;
  82. [--sp] = b1;
  83. [--sp] = b2;
  84. [--sp] = b3;
  85. [--sp] = a0.x;
  86. [--sp] = a0.w;
  87. [--sp] = a1.x;
  88. [--sp] = a1.w;
  89. [--sp] = LC0;
  90. [--sp] = LC1;
  91. [--sp] = LT0;
  92. [--sp] = LT1;
  93. [--sp] = LB0;
  94. [--sp] = LB1;
  95. /* We can't push RETI directly as that'll change IPEND[4] */
  96. r7 = RETI;
  97. [--sp] = RETS;
  98. [--sp] = ASTAT;
  99. #ifndef CONFIG_BFIN_PM_WAKEUP_TIME_BENCH
  100. [--sp] = CYCLES;
  101. [--sp] = CYCLES2;
  102. #endif
  103. [--sp] = SYSCFG;
  104. [--sp] = RETX;
  105. [--sp] = SEQSTAT;
  106. [--sp] = r7;
  107. /* Save first func arg in M3 */
  108. M3 = R0;
  109. .endm
  110. .macro bfin_cpu_reg_restore
  111. /* Restore Core Registers */
  112. RETI = [sp++];
  113. SEQSTAT = [sp++];
  114. RETX = [sp++];
  115. SYSCFG = [sp++];
  116. #ifndef CONFIG_BFIN_PM_WAKEUP_TIME_BENCH
  117. CYCLES2 = [sp++];
  118. CYCLES = [sp++];
  119. #endif
  120. ASTAT = [sp++];
  121. RETS = [sp++];
  122. LB1 = [sp++];
  123. LB0 = [sp++];
  124. LT1 = [sp++];
  125. LT0 = [sp++];
  126. LC1 = [sp++];
  127. LC0 = [sp++];
  128. a1.w = [sp++];
  129. a1.x = [sp++];
  130. a0.w = [sp++];
  131. a0.x = [sp++];
  132. b3 = [sp++];
  133. b2 = [sp++];
  134. b1 = [sp++];
  135. b0 = [sp++];
  136. l3 = [sp++];
  137. l2 = [sp++];
  138. l1 = [sp++];
  139. l0 = [sp++];
  140. m3 = [sp++];
  141. m2 = [sp++];
  142. m1 = [sp++];
  143. m0 = [sp++];
  144. i3 = [sp++];
  145. i2 = [sp++];
  146. i1 = [sp++];
  147. i0 = [sp++];
  148. usp = [sp++];
  149. fp = [sp++];
  150. (R7:0, P5:0) = [sp++];
  151. .endm
  152. .macro bfin_sys_mmr_save
  153. /* Save system MMRs */
  154. FP.H = hi(SYSMMR_BASE);
  155. FP.L = lo(SYSMMR_BASE);
  156. #ifdef SIC_IMASK0
  157. PM_SYS_PUSH(0, SIC_IMASK0)
  158. PM_SYS_PUSH(1, SIC_IMASK1)
  159. # ifdef SIC_IMASK2
  160. PM_SYS_PUSH(2, SIC_IMASK2)
  161. # endif
  162. #else
  163. # ifdef SIC_IMASK
  164. PM_SYS_PUSH(0, SIC_IMASK)
  165. # endif
  166. #endif
  167. #ifdef SIC_IAR0
  168. PM_SYS_PUSH(3, SIC_IAR0)
  169. PM_SYS_PUSH(4, SIC_IAR1)
  170. PM_SYS_PUSH(5, SIC_IAR2)
  171. #endif
  172. #ifdef SIC_IAR3
  173. PM_SYS_PUSH(6, SIC_IAR3)
  174. #endif
  175. #ifdef SIC_IAR4
  176. PM_SYS_PUSH(7, SIC_IAR4)
  177. PM_SYS_PUSH(8, SIC_IAR5)
  178. PM_SYS_PUSH(9, SIC_IAR6)
  179. #endif
  180. #ifdef SIC_IAR7
  181. PM_SYS_PUSH(10, SIC_IAR7)
  182. #endif
  183. #ifdef SIC_IAR8
  184. PM_SYS_PUSH(11, SIC_IAR8)
  185. PM_SYS_PUSH(12, SIC_IAR9)
  186. PM_SYS_PUSH(13, SIC_IAR10)
  187. #endif
  188. PM_PUSH_SYNC(13)
  189. #ifdef SIC_IAR11
  190. PM_SYS_PUSH(0, SIC_IAR11)
  191. #endif
  192. #ifdef SIC_IWR
  193. PM_SYS_PUSH(1, SIC_IWR)
  194. #endif
  195. #ifdef SIC_IWR0
  196. PM_SYS_PUSH(1, SIC_IWR0)
  197. #endif
  198. #ifdef SIC_IWR1
  199. PM_SYS_PUSH(2, SIC_IWR1)
  200. #endif
  201. #ifdef SIC_IWR2
  202. PM_SYS_PUSH(3, SIC_IWR2)
  203. #endif
  204. #ifdef PINT0_ASSIGN
  205. PM_SYS_PUSH(4, PINT0_MASK_SET)
  206. PM_SYS_PUSH(5, PINT1_MASK_SET)
  207. PM_SYS_PUSH(6, PINT2_MASK_SET)
  208. PM_SYS_PUSH(7, PINT3_MASK_SET)
  209. PM_SYS_PUSH(8, PINT0_ASSIGN)
  210. PM_SYS_PUSH(9, PINT1_ASSIGN)
  211. PM_SYS_PUSH(10, PINT2_ASSIGN)
  212. PM_SYS_PUSH(11, PINT3_ASSIGN)
  213. PM_SYS_PUSH(12, PINT0_INVERT_SET)
  214. PM_SYS_PUSH(13, PINT1_INVERT_SET)
  215. PM_PUSH_SYNC(13)
  216. PM_SYS_PUSH(0, PINT2_INVERT_SET)
  217. PM_SYS_PUSH(1, PINT3_INVERT_SET)
  218. PM_SYS_PUSH(2, PINT0_EDGE_SET)
  219. PM_SYS_PUSH(3, PINT1_EDGE_SET)
  220. PM_SYS_PUSH(4, PINT2_EDGE_SET)
  221. PM_SYS_PUSH(5, PINT3_EDGE_SET)
  222. #endif
  223. #ifdef SYSCR
  224. PM_SYS_PUSH16(6, SYSCR)
  225. #endif
  226. #ifdef EBIU_AMGCTL
  227. PM_SYS_PUSH16(7, EBIU_AMGCTL)
  228. PM_SYS_PUSH(8, EBIU_AMBCTL0)
  229. PM_SYS_PUSH(9, EBIU_AMBCTL1)
  230. #endif
  231. #ifdef EBIU_FCTL
  232. PM_SYS_PUSH(10, EBIU_MBSCTL)
  233. PM_SYS_PUSH(11, EBIU_MODE)
  234. PM_SYS_PUSH(12, EBIU_FCTL)
  235. PM_PUSH_SYNC(12)
  236. #else
  237. PM_PUSH_SYNC(9)
  238. #endif
  239. .endm
  240. .macro bfin_sys_mmr_restore
  241. /* Restore System MMRs */
  242. FP.H = hi(SYSMMR_BASE);
  243. FP.L = lo(SYSMMR_BASE);
  244. #ifdef EBIU_FCTL
  245. PM_POP_SYNC(12)
  246. PM_SYS_POP(12, EBIU_FCTL)
  247. PM_SYS_POP(11, EBIU_MODE)
  248. PM_SYS_POP(10, EBIU_MBSCTL)
  249. #else
  250. PM_POP_SYNC(9)
  251. #endif
  252. #ifdef EBIU_AMGCTL
  253. PM_SYS_POP(9, EBIU_AMBCTL1)
  254. PM_SYS_POP(8, EBIU_AMBCTL0)
  255. PM_SYS_POP16(7, EBIU_AMGCTL)
  256. #endif
  257. #ifdef SYSCR
  258. PM_SYS_POP16(6, SYSCR)
  259. #endif
  260. #ifdef PINT0_ASSIGN
  261. PM_SYS_POP(5, PINT3_EDGE_SET)
  262. PM_SYS_POP(4, PINT2_EDGE_SET)
  263. PM_SYS_POP(3, PINT1_EDGE_SET)
  264. PM_SYS_POP(2, PINT0_EDGE_SET)
  265. PM_SYS_POP(1, PINT3_INVERT_SET)
  266. PM_SYS_POP(0, PINT2_INVERT_SET)
  267. PM_POP_SYNC(13)
  268. PM_SYS_POP(13, PINT1_INVERT_SET)
  269. PM_SYS_POP(12, PINT0_INVERT_SET)
  270. PM_SYS_POP(11, PINT3_ASSIGN)
  271. PM_SYS_POP(10, PINT2_ASSIGN)
  272. PM_SYS_POP(9, PINT1_ASSIGN)
  273. PM_SYS_POP(8, PINT0_ASSIGN)
  274. PM_SYS_POP(7, PINT3_MASK_SET)
  275. PM_SYS_POP(6, PINT2_MASK_SET)
  276. PM_SYS_POP(5, PINT1_MASK_SET)
  277. PM_SYS_POP(4, PINT0_MASK_SET)
  278. #endif
  279. #ifdef SIC_IWR2
  280. PM_SYS_POP(3, SIC_IWR2)
  281. #endif
  282. #ifdef SIC_IWR1
  283. PM_SYS_POP(2, SIC_IWR1)
  284. #endif
  285. #ifdef SIC_IWR0
  286. PM_SYS_POP(1, SIC_IWR0)
  287. #endif
  288. #ifdef SIC_IWR
  289. PM_SYS_POP(1, SIC_IWR)
  290. #endif
  291. #ifdef SIC_IAR11
  292. PM_SYS_POP(0, SIC_IAR11)
  293. #endif
  294. PM_POP_SYNC(13)
  295. #ifdef SIC_IAR8
  296. PM_SYS_POP(13, SIC_IAR10)
  297. PM_SYS_POP(12, SIC_IAR9)
  298. PM_SYS_POP(11, SIC_IAR8)
  299. #endif
  300. #ifdef SIC_IAR7
  301. PM_SYS_POP(10, SIC_IAR7)
  302. #endif
  303. #ifdef SIC_IAR6
  304. PM_SYS_POP(9, SIC_IAR6)
  305. PM_SYS_POP(8, SIC_IAR5)
  306. PM_SYS_POP(7, SIC_IAR4)
  307. #endif
  308. #ifdef SIC_IAR3
  309. PM_SYS_POP(6, SIC_IAR3)
  310. #endif
  311. #ifdef SIC_IAR0
  312. PM_SYS_POP(5, SIC_IAR2)
  313. PM_SYS_POP(4, SIC_IAR1)
  314. PM_SYS_POP(3, SIC_IAR0)
  315. #endif
  316. #ifdef SIC_IMASK0
  317. # ifdef SIC_IMASK2
  318. PM_SYS_POP(2, SIC_IMASK2)
  319. # endif
  320. PM_SYS_POP(1, SIC_IMASK1)
  321. PM_SYS_POP(0, SIC_IMASK0)
  322. #else
  323. # ifdef SIC_IMASK
  324. PM_SYS_POP(0, SIC_IMASK)
  325. # endif
  326. #endif
  327. .endm
  328. .macro bfin_core_mmr_save
  329. /* Save Core MMRs */
  330. I0.H = hi(COREMMR_BASE);
  331. I0.L = lo(COREMMR_BASE);
  332. I1 = I0;
  333. I2 = I0;
  334. I3 = I0;
  335. B0 = I0;
  336. B1 = I0;
  337. B2 = I0;