calculationOfAverageCurrent.h 2.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. #ifndef __ARCH_ARM_MACH_OMAP2_CM_REGBITS_24XX_H
  2. #define __ARCH_ARM_MACH_OMAP2_CM_REGBITS_24XX_H
  3. /*
  4. * OMAP24XX Clock Management register bits
  5. *
  6. * Copyright (C) 2007 Texas Instruments, Inc.
  7. * Copyright (C) 2007 Nokia Corporation
  8. *
  9. * Written by Paul Walmsley
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License version 2 as
  13. * published by the Free Software Foundation.
  14. */
  15. /* Bits shared between registers */
  16. /* CM_FCLKEN1_CORE and CM_ICLKEN1_CORE shared bits */
  17. #define OMAP24XX_EN_CAM_SHIFT 31
  18. #define OMAP24XX_EN_CAM_MASK (1 << 31)
  19. #define OMAP24XX_EN_WDT4_SHIFT 29
  20. #define OMAP24XX_EN_WDT4_MASK (1 << 29)
  21. #define OMAP2420_EN_WDT3_SHIFT 28
  22. #define OMAP2420_EN_WDT3_MASK (1 << 28)
  23. #define OMAP24XX_EN_MSPRO_SHIFT 27
  24. #define OMAP24XX_EN_MSPRO_MASK (1 << 27)
  25. #define OMAP24XX_EN_FAC_SHIFT 25
  26. #define OMAP24XX_EN_FAC_MASK (1 << 25)
  27. #define OMAP2420_EN_EAC_SHIFT 24
  28. #define OMAP2420_EN_EAC_MASK (1 << 24)
  29. #define OMAP24XX_EN_HDQ_SHIFT 23
  30. #define OMAP24XX_EN_HDQ_MASK (1 << 23)
  31. #define OMAP2420_EN_I2C2_SHIFT 20
  32. #define OMAP2420_EN_I2C2_MASK (1 << 20)
  33. #define OMAP2420_EN_I2C1_SHIFT 19
  34. #define OMAP2420_EN_I2C1_MASK (1 << 19)
  35. /* CM_FCLKEN2_CORE and CM_ICLKEN2_CORE shared bits */
  36. #define OMAP2430_EN_MCBSP5_SHIFT 5
  37. #define OMAP2430_EN_MCBSP5_MASK (1 << 5)
  38. #define OMAP2430_EN_MCBSP4_SHIFT 4
  39. #define OMAP2430_EN_MCBSP4_MASK (1 << 4)
  40. #define OMAP2430_EN_MCBSP3_SHIFT 3
  41. #define OMAP2430_EN_MCBSP3_MASK (1 << 3)
  42. #define OMAP24XX_EN_SSI_SHIFT 1
  43. #define OMAP24XX_EN_SSI_MASK (1 << 1)
  44. /* CM_FCLKEN_WKUP and CM_ICLKEN_WKUP shared bits */
  45. #define OMAP24XX_EN_MPU_WDT_SHIFT 3
  46. #define OMAP24XX_EN_MPU_WDT_MASK (1 << 3)
  47. /* Bits specific to each register */
  48. /* CM_IDLEST_MPU */
  49. /* 2430 only */
  50. #define OMAP2430_ST_MPU_MASK (1 << 0)
  51. /* CM_CLKSEL_MPU */
  52. #define OMAP24XX_CLKSEL_MPU_SHIFT 0
  53. #define OMAP24XX_CLKSEL_MPU_MASK (0x1f << 0)
  54. #define OMAP24XX_CLKSEL_MPU_WIDTH 5