Trang chủ Khám phá Trợ giúp
Đăng nhập
lixinru
/
aiot
1
0
Fork 0
Các tập tin Các vấn đề 0 Yêu cầu khéo về 0 Wiki
Tree: 97b8229e82
Branches Tags
aiot
/
waterInvestigationHiddenDanger
/
dataSharedMemory
/
memoryCall.h

memoryCall.h 6.7 KB
Lịch sử Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144 
  1. #ifndef _M32700UT_M32700UT_PLD_H
    2. 

  2. #define _M32700UT_M32700UT_PLD_H
    3. 

  3. 

  4. /*
    5. 

  5.  * include/asm-m32r/m32700ut/m32700ut_pld.h
    6. 

  6.  *
    7. 

  7.  * Definitions for Programmable Logic Device(PLD) on M32700UT board.
    8. 

  8.  *
    9. 

  9.  * Copyright (c) 2002	Takeo Takahashi
    10. 

  10.  *
    11. 

  11.  * This file is subject to the terms and conditions of the GNU General
    12. 

  12.  * Public License.  See the file "COPYING" in the main directory of
    13. 

  13.  * this archive for more details.
    14. 

  14.  */
    15. 

  15. 

  16. #if defined(CONFIG_PLAT_M32700UT) || defined(CONFIG_PLAT_USRV)
    17. 

  17. #define PLD_PLAT_BASE		0x04c00000
    18. 

  18. #else
    19. 

  19. #error "no platform configuration"
    20. 

  20. #endif
    21. 

  21. 

  22. #ifndef __ASSEMBLY__
    23. 

  23. /*
    24. 

  24.  * C functions use non-cache address.
    25. 

  25.  */
    26. 

  26. #define PLD_BASE		(PLD_PLAT_BASE /* + NONCACHE_OFFSET */)
    27. 

  27. #define __reg8			(volatile unsigned char *)
    28. 

  28. #define __reg16			(volatile unsigned short *)
    29. 

  29. #define __reg32			(volatile unsigned int *)
    30. 

  30. #else
    31. 

  31. #define PLD_BASE		(PLD_PLAT_BASE + NONCACHE_OFFSET)
    32. 

  32. #define __reg8
    33. 

  33. #define __reg16
    34. 

  34. #define __reg32
    35. 

  35. #endif /* __ASSEMBLY__ */
    36. 

  36. 

  37. /* CFC */
    38. 

  38. #define	PLD_CFRSTCR		__reg16(PLD_BASE + 0x0000)
    39. 

  39. #define PLD_CFSTS		__reg16(PLD_BASE + 0x0002)
    40. 

  40. #define PLD_CFIMASK		__reg16(PLD_BASE + 0x0004)
    41. 

  41. #define PLD_CFBUFCR		__reg16(PLD_BASE + 0x0006)
    42. 

  42. #define PLD_CFVENCR		__reg16(PLD_BASE + 0x0008)
    43. 

  43. #define PLD_CFCR0		__reg16(PLD_BASE + 0x000a)
    44. 

  44. #define PLD_CFCR1		__reg16(PLD_BASE + 0x000c)
    45. 

  45. #define PLD_IDERSTCR		__reg16(PLD_BASE + 0x0010)
    46. 

  46. 

  47. /* MMC */
    48. 

  48. #define PLD_MMCCR		__reg16(PLD_BASE + 0x4000)
    49. 

  49. #define PLD_MMCMOD		__reg16(PLD_BASE + 0x4002)
    50. 

  50. #define PLD_MMCSTS		__reg16(PLD_BASE + 0x4006)
    51. 

  51. #define PLD_MMCBAUR		__reg16(PLD_BASE + 0x400a)
    52. 

  52. #define PLD_MMCCMDBCUT		__reg16(PLD_BASE + 0x400c)
    53. 

  53. #define PLD_MMCCDTBCUT		__reg16(PLD_BASE + 0x400e)
    54. 

  54. #define PLD_MMCDET		__reg16(PLD_BASE + 0x4010)
    55. 

  55. #define PLD_MMCWP		__reg16(PLD_BASE + 0x4012)
    56. 

  56. #define PLD_MMCWDATA		__reg16(PLD_BASE + 0x5000)
    57. 

  57. #define PLD_MMCRDATA		__reg16(PLD_BASE + 0x6000)
    58. 

  58. #define PLD_MMCCMDDATA		__reg16(PLD_BASE + 0x7000)
    59. 

  59. #define PLD_MMCRSPDATA		__reg16(PLD_BASE + 0x7006)
    60. 

  60. 

  61. /* ICU
    62. 

  62.  *  ICUISTS:	status register
    63. 

  63.  *  ICUIREQ0: 	request register
    64. 

  64.  *  ICUIREQ1: 	request register
    65. 

  65.  *  ICUCR3:	control register for CFIREQ# interrupt
    66. 

  66.  *  ICUCR4:	control register for CFC Card insert interrupt
    67. 

  67.  *  ICUCR5:	control register for CFC Card eject interrupt
    68. 

  68.  *  ICUCR6:	control register for external interrupt
    69. 

  69.  *  ICUCR11:	control register for MMC Card insert/eject interrupt
    70. 

  70.  *  ICUCR13:	control register for SC error interrupt
    71. 

  71.  *  ICUCR14:	control register for SC receive interrupt
    72. 

  72.  *  ICUCR15:	control register for SC send interrupt
    73. 

  73.  *  ICUCR16:	control register for SIO0 receive interrupt
    74. 

  74.  *  ICUCR17:	control register for SIO0 send interrupt
    75. 

  75.  */
    76. 

  76. #if !defined(CONFIG_PLAT_USRV)
    77. 

  77. #define PLD_IRQ_INT0		(M32700UT_PLD_IRQ_BASE + 0)	/* None */
    78. 

  78. #define PLD_IRQ_INT1		(M32700UT_PLD_IRQ_BASE + 1)	/* reserved */
    79. 

  79. #define PLD_IRQ_INT2		(M32700UT_PLD_IRQ_BASE + 2)	/* reserved */
    80. 

  80. #define PLD_IRQ_CFIREQ		(M32700UT_PLD_IRQ_BASE + 3)	/* CF IREQ */
    81. 

  81. #define PLD_IRQ_CFC_INSERT	(M32700UT_PLD_IRQ_BASE + 4)	/* CF Insert */
    82. 

  82. #define PLD_IRQ_CFC_EJECT	(M32700UT_PLD_IRQ_BASE + 5)	/* CF Eject */
    83. 

  83. #define PLD_IRQ_EXINT		(M32700UT_PLD_IRQ_BASE + 6)	/* EXINT */
    84. 

  84. #define PLD_IRQ_INT7		(M32700UT_PLD_IRQ_BASE + 7)	/* reserved */
    85. 

  85. #define PLD_IRQ_INT8		(M32700UT_PLD_IRQ_BASE + 8)	/* reserved */
    86. 

  86. #define PLD_IRQ_INT9		(M32700UT_PLD_IRQ_BASE + 9)	/* reserved */
    87. 

  87. #define PLD_IRQ_INT10		(M32700UT_PLD_IRQ_BASE + 10)	/* reserved */
    88. 

  88. #define PLD_IRQ_MMCCARD		(M32700UT_PLD_IRQ_BASE + 11)	/* MMC Insert/Eject */
    89. 

  89. #define PLD_IRQ_INT12		(M32700UT_PLD_IRQ_BASE + 12)	/* reserved */
    90. 

  90. #define PLD_IRQ_SC_ERROR	(M32700UT_PLD_IRQ_BASE + 13)	/* SC error */
    91. 

  91. #define PLD_IRQ_SC_RCV		(M32700UT_PLD_IRQ_BASE + 14)	/* SC receive */
    92. 

  92. #define PLD_IRQ_SC_SND		(M32700UT_PLD_IRQ_BASE + 15)	/* SC send */
    93. 

  93. #define PLD_IRQ_SIO0_RCV	(M32700UT_PLD_IRQ_BASE + 16)	/* SIO receive */
    94. 

  94. #define PLD_IRQ_SIO0_SND	(M32700UT_PLD_IRQ_BASE + 17)	/* SIO send */
    95. 

  95. #define PLD_IRQ_INT18		(M32700UT_PLD_IRQ_BASE + 18)	/* reserved */
    96. 

  96. #define PLD_IRQ_INT19		(M32700UT_PLD_IRQ_BASE + 19)	/* reserved */
    97. 

  97. #define PLD_IRQ_INT20		(M32700UT_PLD_IRQ_BASE + 20)	/* reserved */
    98. 

  98. #define PLD_IRQ_INT21		(M32700UT_PLD_IRQ_BASE + 21)	/* reserved */
    99. 

  99. #define PLD_IRQ_INT22		(M32700UT_PLD_IRQ_BASE + 22)	/* reserved */
    100. 

  100. #define PLD_IRQ_INT23		(M32700UT_PLD_IRQ_BASE + 23)	/* reserved */
    101. 

  101. #define PLD_IRQ_INT24		(M32700UT_PLD_IRQ_BASE + 24)	/* reserved */
    102. 

  102. #define PLD_IRQ_INT25		(M32700UT_PLD_IRQ_BASE + 25)	/* reserved */
    103. 

  103. #define PLD_IRQ_INT26		(M32700UT_PLD_IRQ_BASE + 26)	/* reserved */
    104. 

  104. #define PLD_IRQ_INT27		(M32700UT_PLD_IRQ_BASE + 27)	/* reserved */
    105. 

  105. #define PLD_IRQ_INT28		(M32700UT_PLD_IRQ_BASE + 28)	/* reserved */
    106. 

  106. #define PLD_IRQ_INT29		(M32700UT_PLD_IRQ_BASE + 29)	/* reserved */
    107. 

  107. #define PLD_IRQ_INT30		(M32700UT_PLD_IRQ_BASE + 30)	/* reserved */
    108. 

  108. #define PLD_IRQ_INT31		(M32700UT_PLD_IRQ_BASE + 31)	/* reserved */
    109. 

  109. 

  110. #else	/* CONFIG_PLAT_USRV */
    111. 

  111. 

  112. #define PLD_IRQ_INT0		(M32700UT_PLD_IRQ_BASE + 0)	/* None */
    113. 

  113. #define PLD_IRQ_INT1		(M32700UT_PLD_IRQ_BASE + 1)	/* reserved */
    114. 

  114. #define PLD_IRQ_INT2		(M32700UT_PLD_IRQ_BASE + 2)	/* reserved */
    115. 

  115. #define PLD_IRQ_CF0		(M32700UT_PLD_IRQ_BASE + 3)	/* CF0# */
    116. 

  116. #define PLD_IRQ_CF1		(M32700UT_PLD_IRQ_BASE + 4)	/* CF1# */
    117. 

  117. #define PLD_IRQ_CF2		(M32700UT_PLD_IRQ_BASE + 5)	/* CF2# */
    118. 

  118. #define PLD_IRQ_CF3		(M32700UT_PLD_IRQ_BASE + 6)	/* CF3# */
    119. 

  119. #define PLD_IRQ_CF4		(M32700UT_PLD_IRQ_BASE + 7)	/* CF4# */
    120. 

  120. #define PLD_IRQ_INT8		(M32700UT_PLD_IRQ_BASE + 8)	/* reserved */
    121. 

  121. #define PLD_IRQ_INT9		(M32700UT_PLD_IRQ_BASE + 9)	/* reserved */
    122. 

  122. #define PLD_IRQ_INT10		(M32700UT_PLD_IRQ_BASE + 10)	/* reserved */
    123. 

  123. #define PLD_IRQ_INT11		(M32700UT_PLD_IRQ_BASE + 11)	/* reserved */
    124. 

  124. #define PLD_IRQ_UART0		(M32700UT_PLD_IRQ_BASE + 12)	/* UARTIRQ0 */
    125. 

  125. #define PLD_IRQ_UART1		(M32700UT_PLD_IRQ_BASE + 13)	/* UARTIRQ1 */
    126. 

  126. #define PLD_IRQ_INT14		(M32700UT_PLD_IRQ_BASE + 14)	/* reserved */
    127. 

  127. #define PLD_IRQ_INT15		(M32700UT_PLD_IRQ_BASE + 15)	/* reserved */
    128. 

  128. #define PLD_IRQ_SNDINT		(M32700UT_PLD_IRQ_BASE + 16)	/* SNDINT# */
    129. 

  129. #define PLD_IRQ_INT17		(M32700UT_PLD_IRQ_BASE + 17)	/* reserved */
    130. 

  130. #define PLD_IRQ_INT18		(M32700UT_PLD_IRQ_BASE + 18)	/* reserved */
    131. 

  131. #define PLD_IRQ_INT19		(M32700UT_PLD_IRQ_BASE + 19)	/* reserved */
    132. 

  132. #define PLD_IRQ_INT20		(M32700UT_PLD_IRQ_BASE + 20)	/* reserved */
    133. 

  133. #define PLD_IRQ_INT21		(M32700UT_PLD_IRQ_BASE + 21)	/* reserved */
    134. 

  134. #define PLD_IRQ_INT22		(M32700UT_PLD_IRQ_BASE + 22)	/* reserved */
    135. 

  135. #define PLD_IRQ_INT23		(M32700UT_PLD_IRQ_BASE + 23)	/* reserved */
    136. 

  136. #define PLD_IRQ_INT24		(M32700UT_PLD_IRQ_BASE + 24)	/* reserved */
    137. 

  137. #define PLD_IRQ_INT25		(M32700UT_PLD_IRQ_BASE + 25)	/* reserved */
    138. 

  138. #define PLD_IRQ_INT26		(M32700UT_PLD_IRQ_BASE + 26)	/* reserved */
    139. 

  139. #define PLD_IRQ_INT27		(M32700UT_PLD_IRQ_BASE + 27)	/* reserved */
    140. 

  140. #define PLD_IRQ_INT28		(M32700UT_PLD_IRQ_BASE + 28)	/* reserved */
    141. 

  141. #define PLD_IRQ_INT29		(M32700UT_PLD_IRQ_BASE + 29)	/* reserved */
    142. 

  142. #define PLD_IRQ_INT30		(M32700UT_PLD_IRQ_BASE + 30)	/* reserved */
    143. 

  143. 

  144. #endif	/* CONFIG_PLAT_USRV */
    145.