Sākums Izpētīt Palīdzība
Pierakstīties
lixinru
/
aiot
1
0
Atdalīts 0
Faili Problēmas 0 Izmaiņu pieprasījumi 0 Vikivietne
Koks: 8e8b6fe2f9
Atzari Tagi
aiot
/
efHotAgingTrendMining
/
analysisOfEnvironmentalFactors
/
influenceAnalysisOfCableAging.h

influenceAnalysisOfCableAging.h 6.3 KB
Vēsture Neapstrādāts

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125 
  1. /*
    2. 

  2.  * OMAP44xx MUX registers and bitfields
    3. 

  3.  *
    4. 

  4.  * Copyright (C) 2009-2010 Texas Instruments, Inc.
    5. 

  5.  *
    6. 

  6.  * Benoit Cousson (b-cousson@ti.com)
    7. 

  7.  *
    8. 

  8.  * This file is automatically generated from the OMAP hardware databases.
    9. 

  9.  * We respectfully ask that any modifications to this file be coordinated
    10. 

  10.  * with the public linux-omap@vger.kernel.org mailing list and the
    11. 

  11.  * authors above to ensure that the autogeneration scripts are kept
    12. 

  12.  * up-to-date with the file contents.
    13. 

  13.  *
    14. 

  14.  * This program is free software; you can redistribute it and/or modify
    15. 

  15.  * it under the terms of the GNU General Public License version 2 as
    16. 

  16.  * published by the Free Software Foundation.
    17. 

  17.  */
    18. 

  18. 

  19. #ifndef __ARCH_ARM_MACH_OMAP2_MUX_44XX_H
    20. 

  20. #define __ARCH_ARM_MACH_OMAP2_MUX_44XX_H
    21. 

  21. 

  22. #define OMAP4_MUX(M0, mux_value)					\
    23. 

  23. {									\
    24. 

  24. 	.reg_offset	= (OMAP4_CTRL_MODULE_PAD_##M0##_OFFSET),	\
    25. 

  25. 	.value		= (mux_value),					\
    26. 

  26. }
    27. 

  27. 

  28. /* ctrl_module_pad_core base address */
    29. 

  29. #define OMAP4_CTRL_MODULE_PAD_CORE_MUX_PBASE			0x4a100000
    30. 

  30. 

  31. /* ctrl_module_pad_core registers offset */
    32. 

  32. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD0_OFFSET			0x0040
    33. 

  33. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD1_OFFSET			0x0042
    34. 

  34. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD2_OFFSET			0x0044
    35. 

  35. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD3_OFFSET			0x0046
    36. 

  36. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD4_OFFSET			0x0048
    37. 

  37. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD5_OFFSET			0x004a
    38. 

  38. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD6_OFFSET			0x004c
    39. 

  39. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD7_OFFSET			0x004e
    40. 

  40. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD8_OFFSET			0x0050
    41. 

  41. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD9_OFFSET			0x0052
    42. 

  42. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD10_OFFSET			0x0054
    43. 

  43. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD11_OFFSET			0x0056
    44. 

  44. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD12_OFFSET			0x0058
    45. 

  45. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD13_OFFSET			0x005a
    46. 

  46. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD14_OFFSET			0x005c
    47. 

  47. #define OMAP4_CTRL_MODULE_PAD_GPMC_AD15_OFFSET			0x005e
    48. 

  48. #define OMAP4_CTRL_MODULE_PAD_GPMC_A16_OFFSET			0x0060
    49. 

  49. #define OMAP4_CTRL_MODULE_PAD_GPMC_A17_OFFSET			0x0062
    50. 

  50. #define OMAP4_CTRL_MODULE_PAD_GPMC_A18_OFFSET			0x0064
    51. 

  51. #define OMAP4_CTRL_MODULE_PAD_GPMC_A19_OFFSET			0x0066
    52. 

  52. #define OMAP4_CTRL_MODULE_PAD_GPMC_A20_OFFSET			0x0068
    53. 

  53. #define OMAP4_CTRL_MODULE_PAD_GPMC_A21_OFFSET			0x006a
    54. 

  54. #define OMAP4_CTRL_MODULE_PAD_GPMC_A22_OFFSET			0x006c
    55. 

  55. #define OMAP4_CTRL_MODULE_PAD_GPMC_A23_OFFSET			0x006e
    56. 

  56. #define OMAP4_CTRL_MODULE_PAD_GPMC_A24_OFFSET			0x0070
    57. 

  57. #define OMAP4_CTRL_MODULE_PAD_GPMC_A25_OFFSET			0x0072
    58. 

  58. #define OMAP4_CTRL_MODULE_PAD_GPMC_NCS0_OFFSET			0x0074
    59. 

  59. #define OMAP4_CTRL_MODULE_PAD_GPMC_NCS1_OFFSET			0x0076
    60. 

  60. #define OMAP4_CTRL_MODULE_PAD_GPMC_NCS2_OFFSET			0x0078
    61. 

  61. #define OMAP4_CTRL_MODULE_PAD_GPMC_NCS3_OFFSET			0x007a
    62. 

  62. #define OMAP4_CTRL_MODULE_PAD_GPMC_NWP_OFFSET			0x007c
    63. 

  63. #define OMAP4_CTRL_MODULE_PAD_GPMC_CLK_OFFSET			0x007e
    64. 

  64. #define OMAP4_CTRL_MODULE_PAD_GPMC_NADV_ALE_OFFSET		0x0080
    65. 

  65. #define OMAP4_CTRL_MODULE_PAD_GPMC_NOE_OFFSET			0x0082
    66. 

  66. #define OMAP4_CTRL_MODULE_PAD_GPMC_NWE_OFFSET			0x0084
    67. 

  67. #define OMAP4_CTRL_MODULE_PAD_GPMC_NBE0_CLE_OFFSET		0x0086
    68. 

  68. #define OMAP4_CTRL_MODULE_PAD_GPMC_NBE1_OFFSET			0x0088
    69. 

  69. #define OMAP4_CTRL_MODULE_PAD_GPMC_WAIT0_OFFSET			0x008a
    70. 

  70. #define OMAP4_CTRL_MODULE_PAD_GPMC_WAIT1_OFFSET			0x008c
    71. 

  71. #define OMAP4_CTRL_MODULE_PAD_C2C_DATA11_OFFSET			0x008e
    72. 

  72. #define OMAP4_CTRL_MODULE_PAD_C2C_DATA12_OFFSET			0x0090
    73. 

  73. #define OMAP4_CTRL_MODULE_PAD_C2C_DATA13_OFFSET			0x0092
    74. 

  74. #define OMAP4_CTRL_MODULE_PAD_C2C_DATA14_OFFSET			0x0094
    75. 

  75. #define OMAP4_CTRL_MODULE_PAD_C2C_DATA15_OFFSET			0x0096
    76. 

  76. #define OMAP4_CTRL_MODULE_PAD_HDMI_HPD_OFFSET			0x0098
    77. 

  77. #define OMAP4_CTRL_MODULE_PAD_HDMI_CEC_OFFSET			0x009a
    78. 

  78. #define OMAP4_CTRL_MODULE_PAD_HDMI_DDC_SCL_OFFSET		0x009c
    79. 

  79. #define OMAP4_CTRL_MODULE_PAD_HDMI_DDC_SDA_OFFSET		0x009e
    80. 

  80. #define OMAP4_CTRL_MODULE_PAD_CSI21_DX0_OFFSET			0x00a0
    81. 

  81. #define OMAP4_CTRL_MODULE_PAD_CSI21_DY0_OFFSET			0x00a2
    82. 

  82. #define OMAP4_CTRL_MODULE_PAD_CSI21_DX1_OFFSET			0x00a4
    83. 

  83. #define OMAP4_CTRL_MODULE_PAD_CSI21_DY1_OFFSET			0x00a6
    84. 

  84. #define OMAP4_CTRL_MODULE_PAD_CSI21_DX2_OFFSET			0x00a8
    85. 

  85. #define OMAP4_CTRL_MODULE_PAD_CSI21_DY2_OFFSET			0x00aa
    86. 

  86. #define OMAP4_CTRL_MODULE_PAD_CSI21_DX3_OFFSET			0x00ac
    87. 

  87. #define OMAP4_CTRL_MODULE_PAD_CSI21_DY3_OFFSET			0x00ae
    88. 

  88. #define OMAP4_CTRL_MODULE_PAD_CSI21_DX4_OFFSET			0x00b0
    89. 

  89. #define OMAP4_CTRL_MODULE_PAD_CSI21_DY4_OFFSET			0x00b2
    90. 

  90. #define OMAP4_CTRL_MODULE_PAD_CSI22_DX0_OFFSET			0x00b4
    91. 

  91. #define OMAP4_CTRL_MODULE_PAD_CSI22_DY0_OFFSET			0x00b6
    92. 

  92. #define OMAP4_CTRL_MODULE_PAD_CSI22_DX1_OFFSET			0x00b8
    93. 

  93. #define OMAP4_CTRL_MODULE_PAD_CSI22_DY1_OFFSET			0x00ba
    94. 

  94. #define OMAP4_CTRL_MODULE_PAD_CAM_SHUTTER_OFFSET		0x00bc
    95. 

  95. #define OMAP4_CTRL_MODULE_PAD_CAM_STROBE_OFFSET			0x00be
    96. 

  96. #define OMAP4_CTRL_MODULE_PAD_CAM_GLOBALRESET_OFFSET		0x00c0
    97. 

  97. #define OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_CLK_OFFSET		0x00c2
    98. 

  98. #define OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_STP_OFFSET		0x00c4
    99. 

  99. #define OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DIR_OFFSET		0x00c6
    100. 

  100. #define OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_NXT_OFFSET		0x00c8
    101. 

  101. #define OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT0_OFFSET		0x00ca
    102. 

  102. #define OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT1_OFFSET		0x00cc
    103. 

  103. #define OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT2_OFFSET		0x00ce
    104. 

  104. #define OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT3_OFFSET		0x00d0
    105. 

  105. #define OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT4_OFFSET		0x00d2
    106. 

  106. #define OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT5_OFFSET		0x00d4
    107. 

  107. #define OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT6_OFFSET		0x00d6
    108. 

  108. #define OMAP4_CTRL_MODULE_PAD_USBB1_ULPITLL_DAT7_OFFSET		0x00d8
    109. 

  109. #define OMAP4_CTRL_MODULE_PAD_USBB1_HSIC_DATA_OFFSET		0x00da
    110. 

  110. #define OMAP4_CTRL_MODULE_PAD_USBB1_HSIC_STROBE_OFFSET		0x00dc
    111. 

  111. #define OMAP4_CTRL_MODULE_PAD_USBC1_ICUSB_DP_OFFSET		0x00de
    112. 

  112. #define OMAP4_CTRL_MODULE_PAD_USBC1_ICUSB_DM_OFFSET		0x00e0
    113. 

  113. #define OMAP4_CTRL_MODULE_PAD_SDMMC1_CLK_OFFSET			0x00e2
    114. 

  114. #define OMAP4_CTRL_MODULE_PAD_SDMMC1_CMD_OFFSET			0x00e4
    115. 

  115. #define OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT0_OFFSET		0x00e6
    116. 

  116. #define OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT1_OFFSET		0x00e8
    117. 

  117. #define OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT2_OFFSET		0x00ea
    118. 

  118. #define OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT3_OFFSET		0x00ec
    119. 

  119. #define OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT4_OFFSET		0x00ee
    120. 

  120. #define OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT5_OFFSET		0x00f0
    121. 

  121. #define OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT6_OFFSET		0x00f2
    122. 

  122. #define OMAP4_CTRL_MODULE_PAD_SDMMC1_DAT7_OFFSET		0x00f4
    123. 

  123. #define OMAP4_CTRL_MODULE_PAD_ABE_MCBSP2_CLKX_OFFSET		0x00f6
    124. 

  124. #define OMAP4_CTRL_MODULE_PAD_ABE_MCBSP2_DR_OFFSET		0x00f8
    125. 

  125. #define OMAP4_CTRL_MODULE_PAD_ABE_MCBSP2_DX_OFFSET		0x00fa
    126.