| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778 | 
							- /*
 
-  * This file is subject to the terms and conditions of the GNU General Public
 
-  * License.  See the file "COPYING" in the main directory of this archive
 
-  * for more details.
 
-  *
 
-  * Copyright (C) 1994, 1995 Waldorf GmbH
 
-  * Copyright (C) 1994 - 2000, 06 Ralf Baechle
 
-  * Copyright (C) 1999, 2000 Silicon Graphics, Inc.
 
-  * Copyright (C) 2004, 2005  MIPS Technologies, Inc.  All rights reserved.
 
-  *	Author:	Maciej W. Rozycki <macro@mips.com>
 
-  */
 
- #ifndef _ASM_IO_H
 
- #define _ASM_IO_H
 
- #include <linux/compiler.h>
 
- #include <linux/kernel.h>
 
- #include <linux/types.h>
 
- #include <linux/irqflags.h>
 
- #include <asm/addrspace.h>
 
- #include <asm/bug.h>
 
- #include <asm/byteorder.h>
 
- #include <asm/cpu.h>
 
- #include <asm/cpu-features.h>
 
- #include <asm-generic/iomap.h>
 
- #include <asm/page.h>
 
- #include <asm/pgtable-bits.h>
 
- #include <asm/processor.h>
 
- #include <asm/string.h>
 
- #include <ioremap.h>
 
- #include <mangle-port.h>
 
- /*
 
-  * Slowdown I/O port space accesses for antique hardware.
 
-  */
 
- #undef CONF_SLOWDOWN_IO
 
- /*
 
-  * Raw operations are never swapped in software.  OTOH values that raw
 
-  * operations are working on may or may not have been swapped by the bus
 
-  * hardware.  An example use would be for flash memory that's used for
 
-  * execute in place.
 
-  */
 
- # define __raw_ioswabb(a, x)	(x)
 
- # define __raw_ioswabw(a, x)	(x)
 
- # define __raw_ioswabl(a, x)	(x)
 
- # define __raw_ioswabq(a, x)	(x)
 
- # define ____raw_ioswabq(a, x)	(x)
 
- /* ioswab[bwlq], __mem_ioswab[bwlq] are defined in mangle-port.h */
 
- #define IO_SPACE_LIMIT 0xffff
 
- /*
 
-  * On MIPS I/O ports are memory mapped, so we access them using normal
 
-  * load/store instructions. mips_io_port_base is the virtual address to
 
-  * which all ports are being mapped.  For sake of efficiency some code
 
-  * assumes that this is an address that can be loaded with a single lui
 
-  * instruction, so the lower 16 bits must be zero.  Should be true on
 
-  * on any sane architecture; generic code does not use this assumption.
 
-  */
 
- extern const unsigned long mips_io_port_base;
 
- /*
 
-  * Gcc will generate code to load the value of mips_io_port_base after each
 
-  * function call which may be fairly wasteful in some cases.  So we don't
 
-  * play quite by the book.  We tell gcc mips_io_port_base is a long variable
 
-  * which solves the code generation issue.  Now we need to violate the
 
-  * aliasing rules a little to make initialization possible and finally we
 
-  * will need the barrier() to fight side effects of the aliasing chat.
 
-  * This trickery will eventually collapse under gcc's optimizer.  Oh well.
 
-  */
 
- static inline void set_io_port_base(unsigned long base)
 
- {
 
- 	* (unsigned long *) &mips_io_port_base = base;
 
- 	barrier();
 
- }
 
 
  |