synchronousMemoryAndDatabase.h 2.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. /*
  2. * arch/arm/plat-omap/include/plat/dmtimer.h
  3. *
  4. * OMAP Dual-Mode Timers
  5. *
  6. * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/
  7. * Tarun Kanti DebBarma <tarun.kanti@ti.com>
  8. * Thara Gopinath <thara@ti.com>
  9. *
  10. * Platform device conversion and hwmod support.
  11. *
  12. * Copyright (C) 2005 Nokia Corporation
  13. * Author: Lauri Leukkunen <lauri.leukkunen@nokia.com>
  14. * PWM and clock framwork support by Timo Teras.
  15. *
  16. * This program is free software; you can redistribute it and/or modify it
  17. * under the terms of the GNU General Public License as published by the
  18. * Free Software Foundation; either version 2 of the License, or (at your
  19. * option) any later version.
  20. *
  21. * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
  22. * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  23. * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
  24. * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  25. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  26. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  27. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  28. * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  29. *
  30. * You should have received a copy of the GNU General Public License along
  31. * with this program; if not, write to the Free Software Foundation, Inc.,
  32. * 675 Mass Ave, Cambridge, MA 02139, USA.
  33. */
  34. #include <linux/delay.h>
  35. #include <linux/io.h>
  36. #include <linux/platform_device.h>
  37. #ifndef __ASM_ARCH_DMTIMER_H
  38. #define __ASM_ARCH_DMTIMER_H
  39. /* clock sources */
  40. #define OMAP_TIMER_SRC_SYS_CLK 0x00
  41. #define OMAP_TIMER_SRC_32_KHZ 0x01
  42. #define OMAP_TIMER_SRC_EXT_CLK 0x02
  43. /* timer interrupt enable bits */
  44. #define OMAP_TIMER_INT_CAPTURE (1 << 2)
  45. #define OMAP_TIMER_INT_OVERFLOW (1 << 1)
  46. #define OMAP_TIMER_INT_MATCH (1 << 0)
  47. /* trigger types */
  48. #define OMAP_TIMER_TRIGGER_NONE 0x00
  49. #define OMAP_TIMER_TRIGGER_OVERFLOW 0x01
  50. #define OMAP_TIMER_TRIGGER_OVERFLOW_AND_COMPARE 0x02
  51. /* posted mode types */
  52. #define OMAP_TIMER_NONPOSTED 0x00
  53. #define OMAP_TIMER_POSTED 0x01
  54. /* timer capabilities used in hwmod database */