dataSynchronizationMemory.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154
  1. /*
  2. * Copyright 2004-2009 Analog Devices Inc.
  3. * 2008-2009 Bluetechnix
  4. * 2005 National ICT Australia (NICTA)
  5. * Aidan Williams <aidan@nicta.com.au>
  6. *
  7. * Licensed under the GPL-2 or later.
  8. */
  9. #include <linux/device.h>
  10. #include <linux/etherdevice.h>
  11. #include <linux/export.h>
  12. #include <linux/platform_device.h>
  13. #include <linux/mtd/mtd.h>
  14. #include <linux/mtd/partitions.h>
  15. #include <linux/mtd/physmap.h>
  16. #include <linux/spi/spi.h>
  17. #include <linux/spi/flash.h>
  18. #if defined(CONFIG_USB_ISP1362_HCD) || defined(CONFIG_USB_ISP1362_HCD_MODULE)
  19. #include <linux/usb/isp1362.h>
  20. #endif
  21. #include <linux/ata_platform.h>
  22. #include <linux/irq.h>
  23. #include <asm/dma.h>
  24. #include <asm/bfin5xx_spi.h>
  25. #include <asm/portmux.h>
  26. #include <asm/dpmc.h>
  27. #include <linux/spi/mmc_spi.h>
  28. /*
  29. * Name the Board for the /proc/cpuinfo
  30. */
  31. const char bfin_board_name[] = "Bluetechnix CM BF537U";
  32. #if defined(CONFIG_SPI_BFIN5XX) || defined(CONFIG_SPI_BFIN5XX_MODULE)
  33. /* all SPI peripherals info goes here */
  34. #if defined(CONFIG_MTD_M25P80) || defined(CONFIG_MTD_M25P80_MODULE)
  35. static struct mtd_partition bfin_spi_flash_partitions[] = {
  36. {
  37. .name = "bootloader(spi)",
  38. .size = 0x00020000,
  39. .offset = 0,
  40. .mask_flags = MTD_CAP_ROM
  41. }, {
  42. .name = "linux kernel(spi)",
  43. .size = 0xe0000,
  44. .offset = 0x20000
  45. }, {
  46. .name = "file system(spi)",
  47. .size = 0x700000,
  48. .offset = 0x00100000,
  49. }
  50. };
  51. static struct flash_platform_data bfin_spi_flash_data = {
  52. .name = "m25p80",
  53. .parts = bfin_spi_flash_partitions,
  54. .nr_parts = ARRAY_SIZE(bfin_spi_flash_partitions),
  55. .type = "m25p64",
  56. };
  57. /* SPI flash chip (m25p64) */
  58. static struct bfin5xx_spi_chip spi_flash_chip_info = {
  59. .enable_dma = 0, /* use dma transfer with this chip*/
  60. };
  61. #endif
  62. #if defined(CONFIG_MMC_SPI) || defined(CONFIG_MMC_SPI_MODULE)
  63. static struct bfin5xx_spi_chip mmc_spi_chip_info = {
  64. .enable_dma = 0,
  65. };
  66. #endif
  67. static struct spi_board_info bfin_spi_board_info[] __initdata = {
  68. #if defined(CONFIG_MTD_M25P80) || defined(CONFIG_MTD_M25P80_MODULE)
  69. {
  70. /* the modalias must be the same as spi device driver name */
  71. .modalias = "m25p80", /* Name of spi_driver for this device */
  72. .max_speed_hz = 25000000, /* max spi clock (SCK) speed in HZ */
  73. .bus_num = 0, /* Framework bus number */
  74. .chip_select = 1, /* Framework chip select. On STAMP537 it is SPISSEL1*/
  75. .platform_data = &bfin_spi_flash_data,
  76. .controller_data = &spi_flash_chip_info,
  77. .mode = SPI_MODE_3,
  78. },
  79. #endif
  80. #if defined(CONFIG_SND_BF5XX_SOC_AD183X) || defined(CONFIG_SND_BF5XX_SOC_AD183X_MODULE)
  81. {
  82. .modalias = "ad183x",
  83. .max_speed_hz = 3125000, /* max spi clock (SCK) speed in HZ */
  84. .bus_num = 0,
  85. .chip_select = 4,
  86. },
  87. #endif
  88. #if defined(CONFIG_MMC_SPI) || defined(CONFIG_MMC_SPI_MODULE)
  89. {
  90. .modalias = "mmc_spi",
  91. .max_speed_hz = 20000000, /* max spi clock (SCK) speed in HZ */
  92. .bus_num = 0,
  93. .chip_select = 1,
  94. .controller_data = &mmc_spi_chip_info,
  95. .mode = SPI_MODE_3,
  96. },
  97. #endif
  98. };
  99. /* SPI (0) */
  100. static struct resource bfin_spi0_resource[] = {
  101. [0] = {
  102. .start = SPI0_REGBASE,
  103. .end = SPI0_REGBASE + 0xFF,
  104. .flags = IORESOURCE_MEM,
  105. },
  106. [1] = {
  107. .start = CH_SPI,
  108. .end = CH_SPI,
  109. .flags = IORESOURCE_DMA,
  110. },
  111. [2] = {
  112. .start = IRQ_SPI,
  113. .end = IRQ_SPI,
  114. .flags = IORESOURCE_IRQ,
  115. },
  116. };
  117. /* SPI controller data */
  118. static struct bfin5xx_spi_master bfin_spi0_info = {
  119. .num_chipselect = 8,
  120. .enable_dma = 1, /* master has the ability to do dma transfer */
  121. .pin_req = {P_SPI0_SCK, P_SPI0_MISO, P_SPI0_MOSI, 0},
  122. };
  123. static struct platform_device bfin_spi0_device = {
  124. .name = "bfin-spi",
  125. .id = 0, /* Bus number */
  126. .num_resources = ARRAY_SIZE(bfin_spi0_resource),
  127. .resource = bfin_spi0_resource,
  128. .dev = {
  129. .platform_data = &bfin_spi0_info, /* Passed to driver */
  130. },
  131. };
  132. #endif /* spi master and devices */
  133. #if defined(CONFIG_RTC_DRV_BFIN) || defined(CONFIG_RTC_DRV_BFIN_MODULE)
  134. static struct platform_device rtc_device = {
  135. .name = "rtc-bfin",
  136. .id = -1,
  137. };
  138. #endif
  139. #if defined(CONFIG_FB_HITACHI_TX09) || defined(CONFIG_FB_HITACHI_TX09_MODULE)