123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177 |
- /*
- * Miscellaneous IOCTL commands for Dynamic Power Management Controller Driver
- *
- * Copyright (C) 2004-2009 Analog Device Inc.
- *
- * Licensed under the GPL-2
- */
- #ifndef _BLACKFIN_DPMC_H_
- #define _BLACKFIN_DPMC_H_
- #ifdef __ASSEMBLY__
- #define PM_REG0 R7
- #define PM_REG1 R6
- #define PM_REG2 R5
- #define PM_REG3 R4
- #define PM_REG4 R3
- #define PM_REG5 R2
- #define PM_REG6 R1
- #define PM_REG7 R0
- #define PM_REG8 P5
- #define PM_REG9 P4
- #define PM_REG10 P3
- #define PM_REG11 P2
- #define PM_REG12 P1
- #define PM_REG13 P0
- #define PM_REGSET0 R7:7
- #define PM_REGSET1 R7:6
- #define PM_REGSET2 R7:5
- #define PM_REGSET3 R7:4
- #define PM_REGSET4 R7:3
- #define PM_REGSET5 R7:2
- #define PM_REGSET6 R7:1
- #define PM_REGSET7 R7:0
- #define PM_REGSET8 R7:0, P5:5
- #define PM_REGSET9 R7:0, P5:4
- #define PM_REGSET10 R7:0, P5:3
- #define PM_REGSET11 R7:0, P5:2
- #define PM_REGSET12 R7:0, P5:1
- #define PM_REGSET13 R7:0, P5:0
- #define _PM_PUSH(n, x, w, base) PM_REG##n = w[FP + ((x) - (base))];
- #define _PM_POP(n, x, w, base) w[FP + ((x) - (base))] = PM_REG##n;
- #define PM_PUSH_SYNC(n) [--sp] = (PM_REGSET##n);
- #define PM_POP_SYNC(n) (PM_REGSET##n) = [sp++];
- #define PM_PUSH(n, x) PM_REG##n = [FP++];
- #define PM_POP(n, x) [FP--] = PM_REG##n;
- #define PM_CORE_PUSH(n, x) _PM_PUSH(n, x, , COREMMR_BASE)
- #define PM_CORE_POP(n, x) _PM_POP(n, x, , COREMMR_BASE)
- #define PM_SYS_PUSH(n, x) _PM_PUSH(n, x, , SYSMMR_BASE)
- #define PM_SYS_POP(n, x) _PM_POP(n, x, , SYSMMR_BASE)
- #define PM_SYS_PUSH16(n, x) _PM_PUSH(n, x, w, SYSMMR_BASE)
- #define PM_SYS_POP16(n, x) _PM_POP(n, x, w, SYSMMR_BASE)
- .macro bfin_init_pm_bench_cycles
- #ifdef CONFIG_BFIN_PM_WAKEUP_TIME_BENCH
- R4 = 0;
- CYCLES = R4;
- CYCLES2 = R4;
- R4 = SYSCFG;
- BITSET(R4, 1);
- SYSCFG = R4;
- #endif
- .endm
- .macro bfin_cpu_reg_save
- /*
- * Save the core regs early so we can blow them away when
- * saving/restoring MMR states
- */
- [--sp] = (R7:0, P5:0);
- [--sp] = fp;
- [--sp] = usp;
- [--sp] = i0;
- [--sp] = i1;
- [--sp] = i2;
- [--sp] = i3;
- [--sp] = m0;
- [--sp] = m1;
- [--sp] = m2;
- [--sp] = m3;
- [--sp] = l0;
- [--sp] = l1;
- [--sp] = l2;
- [--sp] = l3;
- [--sp] = b0;
- [--sp] = b1;
- [--sp] = b2;
- [--sp] = b3;
- [--sp] = a0.x;
- [--sp] = a0.w;
- [--sp] = a1.x;
- [--sp] = a1.w;
- [--sp] = LC0;
- [--sp] = LC1;
- [--sp] = LT0;
- [--sp] = LT1;
- [--sp] = LB0;
- [--sp] = LB1;
- /* We can't push RETI directly as that'll change IPEND[4] */
- r7 = RETI;
- [--sp] = RETS;
- [--sp] = ASTAT;
- #ifndef CONFIG_BFIN_PM_WAKEUP_TIME_BENCH
- [--sp] = CYCLES;
- [--sp] = CYCLES2;
- #endif
- [--sp] = SYSCFG;
- [--sp] = RETX;
- [--sp] = SEQSTAT;
- [--sp] = r7;
- /* Save first func arg in M3 */
- M3 = R0;
- .endm
- .macro bfin_cpu_reg_restore
- /* Restore Core Registers */
- RETI = [sp++];
- SEQSTAT = [sp++];
- RETX = [sp++];
- SYSCFG = [sp++];
- #ifndef CONFIG_BFIN_PM_WAKEUP_TIME_BENCH
- CYCLES2 = [sp++];
- CYCLES = [sp++];
- #endif
- ASTAT = [sp++];
- RETS = [sp++];
- LB1 = [sp++];
- LB0 = [sp++];
- LT1 = [sp++];
- LT0 = [sp++];
- LC1 = [sp++];
- LC0 = [sp++];
- a1.w = [sp++];
- a1.x = [sp++];
- a0.w = [sp++];
- a0.x = [sp++];
- b3 = [sp++];
- b2 = [sp++];
- b1 = [sp++];
- b0 = [sp++];
- l3 = [sp++];
- l2 = [sp++];
- l1 = [sp++];
- l0 = [sp++];
- m3 = [sp++];
- m2 = [sp++];
- m1 = [sp++];
- m0 = [sp++];
- i3 = [sp++];
- i2 = [sp++];
- i1 = [sp++];
- i0 = [sp++];
- usp = [sp++];
- fp = [sp++];
- (R7:0, P5:0) = [sp++];
- .endm
- .macro bfin_sys_mmr_save
- /* Save system MMRs */
- FP.H = hi(SYSMMR_BASE);
- FP.L = lo(SYSMMR_BASE);
|