Home Explore Help
Sign In
lixinru
/
aiot
1
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 4b51e4f4ca
Branches Tags
aiot
/
efHotAgingTrendMining
/
analysisOfEnvironmentalFactors
/
environmentalHumidityAnalysis.h

environmentalHumidityAnalysis.h 4.1 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384 
  1. /*
    2. 

  2.  * Copyright (C) 2009 Nokia
    3. 

  3.  * Copyright (C) 2009 Texas Instruments
    4. 

  4.  *
    5. 

  5.  * This program is free software; you can redistribute it and/or modify
    6. 

  6.  * it under the terms of the GNU General Public License version 2 as
    7. 

  7.  * published by the Free Software Foundation.
    8. 

  8.  */
    9. 

  9. 

  10. #define OMAP2420_CONTROL_PADCONF_MUX_PBASE			0x48000030LU
    11. 

  11. 

  12. #define OMAP2420_MUX(mode0, mux_value)					\
    13. 

  13. {									\
    14. 

  14. 	.reg_offset	= (OMAP2420_CONTROL_PADCONF_##mode0##_OFFSET),	\
    15. 

  15. 	.value		= (mux_value),					\
    16. 

  16. }
    17. 

  17. 

  18. /*
    19. 

  19.  * OMAP2420 CONTROL_PADCONF* register offsets for pin-muxing
    20. 

  20.  *
    21. 

  21.  * Extracted from the TRM.  Add 0x48000030 to these values to get the
    22. 

  22.  * absolute addresses.  The name in the macro is the mode-0 name of
    23. 

  23.  * the pin.  NOTE: These registers are 8-bits wide.
    24. 

  24.  */
    25. 

  25. #define OMAP2420_CONTROL_PADCONF_SDRC_A14_OFFSET			0x000
    26. 

  26. #define OMAP2420_CONTROL_PADCONF_SDRC_A13_OFFSET			0x001
    27. 

  27. #define OMAP2420_CONTROL_PADCONF_SDRC_A12_OFFSET			0x002
    28. 

  28. #define OMAP2420_CONTROL_PADCONF_SDRC_BA1_OFFSET			0x003
    29. 

  29. #define OMAP2420_CONTROL_PADCONF_SDRC_BA0_OFFSET			0x004
    30. 

  30. #define OMAP2420_CONTROL_PADCONF_SDRC_A11_OFFSET			0x005
    31. 

  31. #define OMAP2420_CONTROL_PADCONF_SDRC_A10_OFFSET			0x006
    32. 

  32. #define OMAP2420_CONTROL_PADCONF_SDRC_A9_OFFSET				0x007
    33. 

  33. #define OMAP2420_CONTROL_PADCONF_SDRC_A8_OFFSET				0x008
    34. 

  34. #define OMAP2420_CONTROL_PADCONF_SDRC_A7_OFFSET				0x009
    35. 

  35. #define OMAP2420_CONTROL_PADCONF_SDRC_A6_OFFSET				0x00a
    36. 

  36. #define OMAP2420_CONTROL_PADCONF_SDRC_A5_OFFSET				0x00b
    37. 

  37. #define OMAP2420_CONTROL_PADCONF_SDRC_A4_OFFSET				0x00c
    38. 

  38. #define OMAP2420_CONTROL_PADCONF_SDRC_A3_OFFSET				0x00d
    39. 

  39. #define OMAP2420_CONTROL_PADCONF_SDRC_A2_OFFSET				0x00e
    40. 

  40. #define OMAP2420_CONTROL_PADCONF_SDRC_A1_OFFSET				0x00f
    41. 

  41. #define OMAP2420_CONTROL_PADCONF_SDRC_A0_OFFSET				0x010
    42. 

  42. #define OMAP2420_CONTROL_PADCONF_SDRC_D31_OFFSET			0x021
    43. 

  43. #define OMAP2420_CONTROL_PADCONF_SDRC_D30_OFFSET			0x022
    44. 

  44. #define OMAP2420_CONTROL_PADCONF_SDRC_D29_OFFSET			0x023
    45. 

  45. #define OMAP2420_CONTROL_PADCONF_SDRC_D28_OFFSET			0x024
    46. 

  46. #define OMAP2420_CONTROL_PADCONF_SDRC_D27_OFFSET			0x025
    47. 

  47. #define OMAP2420_CONTROL_PADCONF_SDRC_D26_OFFSET			0x026
    48. 

  48. #define OMAP2420_CONTROL_PADCONF_SDRC_D25_OFFSET			0x027
    49. 

  49. #define OMAP2420_CONTROL_PADCONF_SDRC_D24_OFFSET			0x028
    50. 

  50. #define OMAP2420_CONTROL_PADCONF_SDRC_D23_OFFSET			0x029
    51. 

  51. #define OMAP2420_CONTROL_PADCONF_SDRC_D22_OFFSET			0x02a
    52. 

  52. #define OMAP2420_CONTROL_PADCONF_SDRC_D21_OFFSET			0x02b
    53. 

  53. #define OMAP2420_CONTROL_PADCONF_SDRC_D20_OFFSET			0x02c
    54. 

  54. #define OMAP2420_CONTROL_PADCONF_SDRC_D19_OFFSET			0x02d
    55. 

  55. #define OMAP2420_CONTROL_PADCONF_SDRC_D18_OFFSET			0x02e
    56. 

  56. #define OMAP2420_CONTROL_PADCONF_SDRC_D17_OFFSET			0x02f
    57. 

  57. #define OMAP2420_CONTROL_PADCONF_SDRC_D16_OFFSET			0x030
    58. 

  58. #define OMAP2420_CONTROL_PADCONF_SDRC_D15_OFFSET			0x031
    59. 

  59. #define OMAP2420_CONTROL_PADCONF_SDRC_D14_OFFSET			0x032
    60. 

  60. #define OMAP2420_CONTROL_PADCONF_SDRC_D13_OFFSET			0x033
    61. 

  61. #define OMAP2420_CONTROL_PADCONF_SDRC_D12_OFFSET			0x034
    62. 

  62. #define OMAP2420_CONTROL_PADCONF_SDRC_D11_OFFSET			0x035
    63. 

  63. #define OMAP2420_CONTROL_PADCONF_SDRC_D10_OFFSET			0x036
    64. 

  64. #define OMAP2420_CONTROL_PADCONF_SDRC_D9_OFFSET				0x037
    65. 

  65. #define OMAP2420_CONTROL_PADCONF_SDRC_D8_OFFSET				0x038
    66. 

  66. #define OMAP2420_CONTROL_PADCONF_SDRC_D7_OFFSET				0x039
    67. 

  67. #define OMAP2420_CONTROL_PADCONF_SDRC_D6_OFFSET				0x03a
    68. 

  68. #define OMAP2420_CONTROL_PADCONF_SDRC_D5_OFFSET				0x03b
    69. 

  69. #define OMAP2420_CONTROL_PADCONF_SDRC_D4_OFFSET				0x03c
    70. 

  70. #define OMAP2420_CONTROL_PADCONF_SDRC_D3_OFFSET				0x03d
    71. 

  71. #define OMAP2420_CONTROL_PADCONF_SDRC_D2_OFFSET				0x03e
    72. 

  72. #define OMAP2420_CONTROL_PADCONF_SDRC_D1_OFFSET				0x03f
    73. 

  73. #define OMAP2420_CONTROL_PADCONF_SDRC_D0_OFFSET				0x040
    74. 

  74. #define OMAP2420_CONTROL_PADCONF_GPMC_A10_OFFSET			0x041
    75. 

  75. #define OMAP2420_CONTROL_PADCONF_GPMC_A9_OFFSET				0x042
    76. 

  76. #define OMAP2420_CONTROL_PADCONF_GPMC_A8_OFFSET				0x043
    77. 

  77. #define OMAP2420_CONTROL_PADCONF_GPMC_A7_OFFSET				0x044
    78. 

  78. #define OMAP2420_CONTROL_PADCONF_GPMC_A6_OFFSET				0x045
    79. 

  79. #define OMAP2420_CONTROL_PADCONF_GPMC_A5_OFFSET				0x046
    80. 

  80. #define OMAP2420_CONTROL_PADCONF_GPMC_A4_OFFSET				0x047
    81. 

  81. #define OMAP2420_CONTROL_PADCONF_GPMC_A3_OFFSET				0x048
    82. 

  82. #define OMAP2420_CONTROL_PADCONF_GPMC_A2_OFFSET				0x049
    83. 

  83. #define OMAP2420_CONTROL_PADCONF_GPMC_A1_OFFSET				0x04a
    84. 

  84. #define OMAP2420_CONTROL_PADCONF_GPMC_D15_OFFSET			0x04b
    85.