| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282 | 
							- /*
 
-  * Copyright (C) 2009 Nokia
 
-  * Copyright (C) 2009 Texas Instruments
 
-  *
 
-  * This program is free software; you can redistribute it and/or modify
 
-  * it under the terms of the GNU General Public License version 2 as
 
-  * published by the Free Software Foundation.
 
-  */
 
- #define OMAP2420_CONTROL_PADCONF_MUX_PBASE			0x48000030LU
 
- #define OMAP2420_MUX(mode0, mux_value)					\
 
- {									\
 
- 	.reg_offset	= (OMAP2420_CONTROL_PADCONF_##mode0##_OFFSET),	\
 
- 	.value		= (mux_value),					\
 
- }
 
- /*
 
-  * OMAP2420 CONTROL_PADCONF* register offsets for pin-muxing
 
-  *
 
-  * Extracted from the TRM.  Add 0x48000030 to these values to get the
 
-  * absolute addresses.  The name in the macro is the mode-0 name of
 
-  * the pin.  NOTE: These registers are 8-bits wide.
 
-  */
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A14_OFFSET			0x000
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A13_OFFSET			0x001
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A12_OFFSET			0x002
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_BA1_OFFSET			0x003
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_BA0_OFFSET			0x004
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A11_OFFSET			0x005
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A10_OFFSET			0x006
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A9_OFFSET				0x007
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A8_OFFSET				0x008
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A7_OFFSET				0x009
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A6_OFFSET				0x00a
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A5_OFFSET				0x00b
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A4_OFFSET				0x00c
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A3_OFFSET				0x00d
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A2_OFFSET				0x00e
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A1_OFFSET				0x00f
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_A0_OFFSET				0x010
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D31_OFFSET			0x021
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D30_OFFSET			0x022
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D29_OFFSET			0x023
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D28_OFFSET			0x024
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D27_OFFSET			0x025
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D26_OFFSET			0x026
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D25_OFFSET			0x027
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D24_OFFSET			0x028
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D23_OFFSET			0x029
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D22_OFFSET			0x02a
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D21_OFFSET			0x02b
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D20_OFFSET			0x02c
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D19_OFFSET			0x02d
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D18_OFFSET			0x02e
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D17_OFFSET			0x02f
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D16_OFFSET			0x030
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D15_OFFSET			0x031
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D14_OFFSET			0x032
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D13_OFFSET			0x033
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D12_OFFSET			0x034
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D11_OFFSET			0x035
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D10_OFFSET			0x036
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D9_OFFSET				0x037
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D8_OFFSET				0x038
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D7_OFFSET				0x039
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D6_OFFSET				0x03a
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D5_OFFSET				0x03b
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D4_OFFSET				0x03c
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D3_OFFSET				0x03d
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D2_OFFSET				0x03e
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D1_OFFSET				0x03f
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_D0_OFFSET				0x040
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_A10_OFFSET			0x041
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_A9_OFFSET				0x042
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_A8_OFFSET				0x043
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_A7_OFFSET				0x044
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_A6_OFFSET				0x045
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_A5_OFFSET				0x046
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_A4_OFFSET				0x047
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_A3_OFFSET				0x048
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_A2_OFFSET				0x049
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_A1_OFFSET				0x04a
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D15_OFFSET			0x04b
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D14_OFFSET			0x04c
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D13_OFFSET			0x04d
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D12_OFFSET			0x04e
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D11_OFFSET			0x04f
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D10_OFFSET			0x050
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D9_OFFSET				0x051
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D8_OFFSET				0x052
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D7_OFFSET				0x053
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D6_OFFSET				0x054
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D5_OFFSET				0x055
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D4_OFFSET				0x056
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D3_OFFSET				0x057
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D2_OFFSET				0x058
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D1_OFFSET				0x059
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_D0_OFFSET				0x05a
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_CLK_OFFSET			0x05b
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NCS0_OFFSET			0x05c
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NCS1_OFFSET			0x05d
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NCS2_OFFSET			0x05e
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NCS3_OFFSET			0x05f
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NCS4_OFFSET			0x060
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NCS5_OFFSET			0x061
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NCS6_OFFSET			0x062
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NCS7_OFFSET			0x063
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NALE_ALE_OFFSET			0x064
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NOE_OFFSET			0x065
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NWE_OFFSET			0x066
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NBE0_OFFSET			0x067
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NBE1_OFFSET			0x068
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_NWP_OFFSET			0x069
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_WAIT0_OFFSET			0x06a
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_WAIT1_OFFSET			0x06b
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_WAIT2_OFFSET			0x06c
 
- #define OMAP2420_CONTROL_PADCONF_GPMC_WAIT3_OFFSET			0x06d
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_CLK_OFFSET			0x06e
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_NCLK_OFFSET			0x06f
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_NCS0_OFFSET			0x070
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_NCS1_OFFSET			0x071
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_CKE0_OFFSET			0x072
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_CKE1_OFFSET			0x073
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_NRAS_OFFSET			0x074
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_NCAS_OFFSET			0x075
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_NWE_OFFSET			0x076
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_DM0_OFFSET			0x077
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_DM1_OFFSET			0x078
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_DM2_OFFSET			0x079
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_DM3_OFFSET			0x07a
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_DQS0_OFFSET			0x07f
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_DQS1_OFFSET			0x080
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_DQS2_OFFSET			0x081
 
- #define OMAP2420_CONTROL_PADCONF_SDRC_DQS3_OFFSET			0x082
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA0_OFFSET			0x083
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA1_OFFSET			0x084
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA2_OFFSET			0x085
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA3_OFFSET			0x086
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA4_OFFSET			0x087
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA5_OFFSET			0x088
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA6_OFFSET			0x089
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA7_OFFSET			0x08a
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA8_OFFSET			0x08b
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA9_OFFSET			0x08c
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA10_OFFSET			0x08d
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA11_OFFSET			0x08e
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA12_OFFSET			0x08f
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA13_OFFSET			0x090
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA14_OFFSET			0x091
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA15_OFFSET			0x092
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA16_OFFSET			0x093
 
- #define OMAP2420_CONTROL_PADCONF_DSS_DATA17_OFFSET			0x094
 
- #define OMAP2420_CONTROL_PADCONF_UART1_CTS_OFFSET			0x095
 
- #define OMAP2420_CONTROL_PADCONF_UART1_RTS_OFFSET			0x096
 
- #define OMAP2420_CONTROL_PADCONF_UART1_TX_OFFSET			0x097
 
- #define OMAP2420_CONTROL_PADCONF_UART1_RX_OFFSET			0x098
 
- #define OMAP2420_CONTROL_PADCONF_MCBSP2_DR_OFFSET			0x099
 
- #define OMAP2420_CONTROL_PADCONF_MCBSP2_CLKX_OFFSET			0x09a
 
- #define OMAP2420_CONTROL_PADCONF_DSS_PCL_OFFSET				0x09b
 
- #define OMAP2420_CONTROL_PADCONF_DSS_VSYNC_OFFSET			0x09c
 
- #define OMAP2420_CONTROL_PADCONF_DSS_HSYNC_OFFSET			0x09d
 
- #define OMAP2420_CONTROL_PADCONF_DSS_ACBIAS_OFFSET			0x09e
 
- #define OMAP2420_CONTROL_PADCONF_CAM_D9_OFFSET				0x09f
 
- #define OMAP2420_CONTROL_PADCONF_CAM_D8_OFFSET				0x0a0
 
- #define OMAP2420_CONTROL_PADCONF_CAM_D7_OFFSET				0x0a1
 
- #define OMAP2420_CONTROL_PADCONF_CAM_D6_OFFSET				0x0a2
 
- #define OMAP2420_CONTROL_PADCONF_CAM_D5_OFFSET				0x0a3
 
- #define OMAP2420_CONTROL_PADCONF_CAM_D4_OFFSET				0x0a4
 
- #define OMAP2420_CONTROL_PADCONF_CAM_D3_OFFSET				0x0a5
 
- #define OMAP2420_CONTROL_PADCONF_CAM_D2_OFFSET				0x0a6
 
- #define OMAP2420_CONTROL_PADCONF_CAM_D1_OFFSET				0x0a7
 
- #define OMAP2420_CONTROL_PADCONF_CAM_D0_OFFSET				0x0a8
 
- #define OMAP2420_CONTROL_PADCONF_CAM_HS_OFFSET				0x0a9
 
- #define OMAP2420_CONTROL_PADCONF_CAM_VS_OFFSET				0x0aa
 
- #define OMAP2420_CONTROL_PADCONF_CAM_LCLK_OFFSET			0x0ab
 
- #define OMAP2420_CONTROL_PADCONF_CAM_XCLK_OFFSET			0x0ac
 
- #define OMAP2420_CONTROL_PADCONF_SSI1_DAT_TX_OFFSET			0x0ad
 
- #define OMAP2420_CONTROL_PADCONF_SSI1_FLAG_TX_OFFSET			0x0ae
 
- #define OMAP2420_CONTROL_PADCONF_SSI1_RDY_TX_OFFSET			0x0af
 
- #define OMAP2420_CONTROL_PADCONF_GPIO_62_OFFSET				0x0b0
 
- #define OMAP2420_CONTROL_PADCONF_SSI1_DAT_RX_OFFSET			0x0b1
 
- #define OMAP2420_CONTROL_PADCONF_SSI1_FLAG_RX_OFFSET			0x0b2
 
- #define OMAP2420_CONTROL_PADCONF_SSI1_RDY_RX_OFFSET			0x0b3
 
- #define OMAP2420_CONTROL_PADCONF_SSI1_WAKE_OFFSET			0x0b4
 
- #define OMAP2420_CONTROL_PADCONF_VLYNQ_CLK_OFFSET			0x0b5
 
- #define OMAP2420_CONTROL_PADCONF_VLYNQ_RX1_OFFSET			0x0b6
 
- #define OMAP2420_CONTROL_PADCONF_VLYNQ_RX0_OFFSET			0x0b7
 
- #define OMAP2420_CONTROL_PADCONF_VLYNQ_TX1_OFFSET			0x0b8
 
- #define OMAP2420_CONTROL_PADCONF_VLYNQ_TX0_OFFSET			0x0b9
 
- #define OMAP2420_CONTROL_PADCONF_VLYNQ_NLA_OFFSET			0x0ba
 
- #define OMAP2420_CONTROL_PADCONF_UART2_CTS_OFFSET			0x0bb
 
- #define OMAP2420_CONTROL_PADCONF_UART2_RTS_OFFSET			0x0bc
 
- #define OMAP2420_CONTROL_PADCONF_UART2_TX_OFFSET			0x0bd
 
- #define OMAP2420_CONTROL_PADCONF_UART2_RX_OFFSET			0x0be
 
- #define OMAP2420_CONTROL_PADCONF_EAC_BT_SCLK_OFFSET			0x0bf
 
- #define OMAP2420_CONTROL_PADCONF_EAC_BT_FS_OFFSET			0x0c0
 
- #define OMAP2420_CONTROL_PADCONF_EAC_BT_DIN_OFFSET			0x0c1
 
- #define OMAP2420_CONTROL_PADCONF_EAC_BT_DOUT_OFFSET			0x0c2
 
- #define OMAP2420_CONTROL_PADCONF_MMC_CLKO_OFFSET			0x0c3
 
- #define OMAP2420_CONTROL_PADCONF_MMC_CMD_OFFSET				0x0c4
 
- #define OMAP2420_CONTROL_PADCONF_MMC_DAT0_OFFSET			0x0c5
 
- #define OMAP2420_CONTROL_PADCONF_MMC_DAT1_OFFSET			0x0c6
 
- #define OMAP2420_CONTROL_PADCONF_MMC_DAT2_OFFSET			0x0c7
 
- #define OMAP2420_CONTROL_PADCONF_MMC_DAT3_OFFSET			0x0c8
 
- #define OMAP2420_CONTROL_PADCONF_MMC_DAT_DIR0_OFFSET			0x0c9
 
- #define OMAP2420_CONTROL_PADCONF_MMC_DAT_DIR1_OFFSET			0x0ca
 
- #define OMAP2420_CONTROL_PADCONF_MMC_DAT_DIR2_OFFSET			0x0cb
 
- #define OMAP2420_CONTROL_PADCONF_MMC_DAT_DIR3_OFFSET			0x0cc
 
- #define OMAP2420_CONTROL_PADCONF_MMC_CMD_DIR_OFFSET			0x0cd
 
- #define OMAP2420_CONTROL_PADCONF_MMC_CLKI_OFFSET			0x0ce
 
- #define OMAP2420_CONTROL_PADCONF_SPI1_CLK_OFFSET			0x0cf
 
- #define OMAP2420_CONTROL_PADCONF_SPI1_SIMO_OFFSET			0x0d0
 
- #define OMAP2420_CONTROL_PADCONF_SPI1_SOMI_OFFSET			0x0d1
 
- #define OMAP2420_CONTROL_PADCONF_SPI1_NCS0_OFFSET			0x0d2
 
- #define OMAP2420_CONTROL_PADCONF_SPI1_NCS1_OFFSET			0x0d3
 
- #define OMAP2420_CONTROL_PADCONF_SPI1_NCS2_OFFSET			0x0d4
 
- #define OMAP2420_CONTROL_PADCONF_SPI1_NCS3_OFFSET			0x0d5
 
- #define OMAP2420_CONTROL_PADCONF_SPI2_CLK_OFFSET			0x0d6
 
- #define OMAP2420_CONTROL_PADCONF_SPI2_SIMO_OFFSET			0x0d7
 
- #define OMAP2420_CONTROL_PADCONF_SPI2_SOMI_OFFSET			0x0d8
 
- #define OMAP2420_CONTROL_PADCONF_SPI2_NCS0_OFFSET			0x0d9
 
- #define OMAP2420_CONTROL_PADCONF_MCBSP1_CLKR_OFFSET			0x0da
 
- #define OMAP2420_CONTROL_PADCONF_MCBSP1_FSR_OFFSET			0x0db
 
- #define OMAP2420_CONTROL_PADCONF_MCBSP1_DX_OFFSET			0x0dc
 
- #define OMAP2420_CONTROL_PADCONF_MCBSP1_DR_OFFSET			0x0dd
 
- #define OMAP2420_CONTROL_PADCONF_MCBSP_CLKS_OFFSET			0x0de
 
- #define OMAP2420_CONTROL_PADCONF_MCBSP1_FSX_OFFSET			0x0df
 
- #define OMAP2420_CONTROL_PADCONF_MCBSP1_CLKX_OFFSET			0x0e0
 
- #define OMAP2420_CONTROL_PADCONF_I2C1_SCL_OFFSET			0x0e1
 
- #define OMAP2420_CONTROL_PADCONF_I2C1_SDA_OFFSET			0x0e2
 
- #define OMAP2420_CONTROL_PADCONF_I2C2_SCL_OFFSET			0x0e3
 
- #define OMAP2420_CONTROL_PADCONF_I2C2_SDA_OFFSET			0x0e4
 
- #define OMAP2420_CONTROL_PADCONF_HDQ_SIO_OFFSET				0x0e5
 
- #define OMAP2420_CONTROL_PADCONF_UART3_CTS_RCTX_OFFSET			0x0e6
 
- #define OMAP2420_CONTROL_PADCONF_UART3_RTS_SD_OFFSET			0x0e7
 
- #define OMAP2420_CONTROL_PADCONF_UART3_TX_IRTX_OFFSET			0x0e8
 
- #define OMAP2420_CONTROL_PADCONF_UART3_RX_IRRX_OFFSET			0x0e9
 
- #define OMAP2420_CONTROL_PADCONF_TV_CVBS_OFFSET				0x0ea
 
- #define OMAP2420_CONTROL_PADCONF_TV_VREF_OFFSET				0x0eb
 
- #define OMAP2420_CONTROL_PADCONF_TV_RREF_OFFSET				0x0ec
 
- #define OMAP2420_CONTROL_PADCONF_USB0_PUEN_OFFSET			0x0ed
 
- #define OMAP2420_CONTROL_PADCONF_USB0_VP_OFFSET				0x0ee
 
- #define OMAP2420_CONTROL_PADCONF_USB0_VM_OFFSET				0x0ef
 
- #define OMAP2420_CONTROL_PADCONF_USB0_RCV_OFFSET			0x0f0
 
- #define OMAP2420_CONTROL_PADCONF_USB0_TXEN_OFFSET			0x0f1
 
- #define OMAP2420_CONTROL_PADCONF_USB0_SE0_OFFSET			0x0f2
 
- #define OMAP2420_CONTROL_PADCONF_USB0_DAT_OFFSET			0x0f3
 
- #define OMAP2420_CONTROL_PADCONF_EAC_AC_SCLK_OFFSET			0x0f4
 
- #define OMAP2420_CONTROL_PADCONF_EAC_AC_FS_OFFSET			0x0f5
 
- #define OMAP2420_CONTROL_PADCONF_EAC_AC_DIN_OFFSET			0x0f6
 
- #define OMAP2420_CONTROL_PADCONF_EAC_AC_DOUT_OFFSET			0x0f7
 
- #define OMAP2420_CONTROL_PADCONF_EAC_AC_MCLK_OFFSET			0x0f8
 
- #define OMAP2420_CONTROL_PADCONF_EAC_AC_RST_OFFSET			0x0f9
 
- #define OMAP2420_CONTROL_PADCONF_SYS_NRESPWRON_OFFSET			0x0fa
 
- #define OMAP2420_CONTROL_PADCONF_SYS_NRESWARM_OFFSET			0x0fb
 
- #define OMAP2420_CONTROL_PADCONF_SYS_NIRQ_OFFSET			0x0fc
 
- #define OMAP2420_CONTROL_PADCONF_SYS_NV_OFFSET				0x0fd
 
- #define OMAP2420_CONTROL_PADCONF_GPIO_119_OFFSET			0x0fe
 
- #define OMAP2420_CONTROL_PADCONF_GPIO_120_OFFSET			0x0ff
 
- #define OMAP2420_CONTROL_PADCONF_GPIO_121_OFFSET			0x100
 
- #define OMAP2420_CONTROL_PADCONF_GPIO_122_OFFSET			0x101
 
- #define OMAP2420_CONTROL_PADCONF_SYS_32K_OFFSET				0x102
 
- #define OMAP2420_CONTROL_PADCONF_SYS_XTALIN_OFFSET			0x103
 
- #define OMAP2420_CONTROL_PADCONF_SYS_XTALOUT_OFFSET			0x104
 
- #define OMAP2420_CONTROL_PADCONF_GPIO_36_OFFSET				0x105
 
- #define OMAP2420_CONTROL_PADCONF_SYS_CLKREQ_OFFSET			0x106
 
- #define OMAP2420_CONTROL_PADCONF_SYS_CLKOUT_OFFSET			0x107
 
- #define OMAP2420_CONTROL_PADCONF_GPIO_6_OFFSET				0x108
 
- #define OMAP2420_CONTROL_PADCONF_GPIO_124_OFFSET			0x109
 
- #define OMAP2420_CONTROL_PADCONF_GPIO_125_OFFSET			0x10a
 
- #define OMAP2420_CONTROL_PADCONF_JTAG_EMU1_OFFSET			0x10b
 
- #define OMAP2420_CONTROL_PADCONF_JTAG_EMU0_OFFSET			0x10c
 
- #define OMAP2420_CONTROL_PADCONF_JTAG_NTRST_OFFSET			0x10d
 
- #define OMAP2420_CONTROL_PADCONF_JTAG_TCK_OFFSET			0x10e
 
- #define OMAP2420_CONTROL_PADCONF_JTAG_RTCK_OFFSET			0x10f
 
- #define OMAP2420_CONTROL_PADCONF_JTAG_TMS_OFFSET			0x110
 
- #define OMAP2420_CONTROL_PADCONF_JTAG_TDI_OFFSET			0x111
 
- #define OMAP2420_CONTROL_PADCONF_JTAG_TDO_OFFSET			0x112
 
- #define OMAP2420_CONTROL_PADCONF_MUX_SIZE			\
 
- 		(OMAP2420_CONTROL_PADCONF_JTAG_TDO_OFFSET + 0x1)
 
 
  |