Home Explore Help
Sign In
lixinru
/
aiot
1
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 26ebaa6512
Branches Tags
aiot
/
waterDataPreprocessing
/
externalListeningThread
/
commandProcessing.c

commandProcessing.c 3.1 KB
History Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586 
  1. /*
    2. 

  2.  *
    3. 

  3.  * arch/arm/mach-u300/timer.c
    4. 

  4.  *
    5. 

  5.  *
    6. 

  6.  * Copyright (C) 2007-2009 ST-Ericsson AB
    7. 

  7.  * License terms: GNU General Public License (GPL) version 2
    8. 

  8.  * Timer COH 901 328, runs the OS timer interrupt.
    9. 

  9.  * Author: Linus Walleij <linus.walleij@stericsson.com>
    10. 

  10.  */
    11. 

  11. #include <linux/interrupt.h>
    12. 

  12. #include <linux/time.h>
    13. 

  13. #include <linux/timex.h>
    14. 

  14. #include <linux/clockchips.h>
    15. 

  15. #include <linux/clocksource.h>
    16. 

  16. #include <linux/types.h>
    17. 

  17. #include <linux/io.h>
    18. 

  18. #include <linux/clk.h>
    19. 

  19. #include <linux/err.h>
    20. 

  20. #include <linux/irq.h>
    21. 

  21. 

  22. #include <mach/hardware.h>
    23. 

  23. #include <mach/irqs.h>
    24. 

  24. 

  25. /* Generic stuff */
    26. 

  26. #include <asm/sched_clock.h>
    27. 

  27. #include <asm/mach/map.h>
    28. 

  28. #include <asm/mach/time.h>
    29. 

  29. 

  30. #include "timer.h"
    31. 

  31. 

  32. /*
    33. 

  33.  * APP side special timer registers
    34. 

  34.  * This timer contains four timers which can fire an interrupt each.
    35. 

  35.  * OS (operating system) timer @ 32768 Hz
    36. 

  36.  * DD (device driver) timer @ 1 kHz
    37. 

  37.  * GP1 (general purpose 1) timer @ 1MHz
    38. 

  38.  * GP2 (general purpose 2) timer @ 1MHz
    39. 

  39.  */
    40. 

  40. 

  41. /* Reset OS Timer 32bit (-/W) */
    42. 

  42. #define U300_TIMER_APP_ROST					(0x0000)
    43. 

  43. #define U300_TIMER_APP_ROST_TIMER_RESET				(0x00000000)
    44. 

  44. /* Enable OS Timer 32bit (-/W) */
    45. 

  45. #define U300_TIMER_APP_EOST					(0x0004)
    46. 

  46. #define U300_TIMER_APP_EOST_TIMER_ENABLE			(0x00000000)
    47. 

  47. /* Disable OS Timer 32bit (-/W) */
    48. 

  48. #define U300_TIMER_APP_DOST					(0x0008)
    49. 

  49. #define U300_TIMER_APP_DOST_TIMER_DISABLE			(0x00000000)
    50. 

  50. /* OS Timer Mode Register 32bit (-/W) */
    51. 

  51. #define U300_TIMER_APP_SOSTM					(0x000c)
    52. 

  52. #define U300_TIMER_APP_SOSTM_MODE_CONTINUOUS			(0x00000000)
    53. 

  53. #define U300_TIMER_APP_SOSTM_MODE_ONE_SHOT			(0x00000001)
    54. 

  54. /* OS Timer Status Register 32bit (R/-) */
    55. 

  55. #define U300_TIMER_APP_OSTS					(0x0010)
    56. 

  56. #define U300_TIMER_APP_OSTS_TIMER_STATE_MASK			(0x0000000F)
    57. 

  57. #define U300_TIMER_APP_OSTS_TIMER_STATE_IDLE			(0x00000001)
    58. 

  58. #define U300_TIMER_APP_OSTS_TIMER_STATE_ACTIVE			(0x00000002)
    59. 

  59. #define U300_TIMER_APP_OSTS_ENABLE_IND				(0x00000010)
    60. 

  60. #define U300_TIMER_APP_OSTS_MODE_MASK				(0x00000020)
    61. 

  61. #define U300_TIMER_APP_OSTS_MODE_CONTINUOUS			(0x00000000)
    62. 

  62. #define U300_TIMER_APP_OSTS_MODE_ONE_SHOT			(0x00000020)
    63. 

  63. #define U300_TIMER_APP_OSTS_IRQ_ENABLED_IND			(0x00000040)
    64. 

  64. #define U300_TIMER_APP_OSTS_IRQ_PENDING_IND			(0x00000080)
    65. 

  65. /* OS Timer Current Count Register 32bit (R/-) */
    66. 

  66. #define U300_TIMER_APP_OSTCC					(0x0014)
    67. 

  67. /* OS Timer Terminal Count Register 32bit (R/W) */
    68. 

  68. #define U300_TIMER_APP_OSTTC					(0x0018)
    69. 

  69. /* OS Timer Interrupt Enable Register 32bit (-/W) */
    70. 

  70. #define U300_TIMER_APP_OSTIE					(0x001c)
    71. 

  71. #define U300_TIMER_APP_OSTIE_IRQ_DISABLE			(0x00000000)
    72. 

  72. #define U300_TIMER_APP_OSTIE_IRQ_ENABLE				(0x00000001)
    73. 

  73. /* OS Timer Interrupt Acknowledge Register 32bit (-/W) */
    74. 

  74. #define U300_TIMER_APP_OSTIA					(0x0020)
    75. 

  75. #define U300_TIMER_APP_OSTIA_IRQ_ACK				(0x00000080)
    76. 

  76. 

  77. /* Reset DD Timer 32bit (-/W) */
    78. 

  78. #define U300_TIMER_APP_RDDT					(0x0040)
    79. 

  79. #define U300_TIMER_APP_RDDT_TIMER_RESET				(0x00000000)
    80. 

  80. /* Enable DD Timer 32bit (-/W) */
    81. 

  81. #define U300_TIMER_APP_EDDT					(0x0044)
    82. 

  82. #define U300_TIMER_APP_EDDT_TIMER_ENABLE			(0x00000000)
    83. 

  83. /* Disable DD Timer 32bit (-/W) */
    84. 

  84. #define U300_TIMER_APP_DDDT					(0x0048)
    85. 

  85. #define U300_TIMER_APP_DDDT_TIMER_DISABLE			(0x00000000)
    86. 

  86. /* DD Timer Mode Register 32bit (-/W) */
    87.