| 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090 | /* * Copyright 2005-2010 Analog Devices Inc. * * Licensed under the GPL-2 or later */#ifndef _CDEF_BF534_H#define _CDEF_BF534_H/* Clock and System Control	(0xFFC00000 - 0xFFC000FF)								*/#define bfin_read_PLL_CTL()                  bfin_read16(PLL_CTL)#define bfin_read_PLL_DIV()                  bfin_read16(PLL_DIV)#define bfin_write_PLL_DIV(val)              bfin_write16(PLL_DIV,val)#define bfin_read_VR_CTL()                   bfin_read16(VR_CTL)#define bfin_read_PLL_STAT()                 bfin_read16(PLL_STAT)#define bfin_write_PLL_STAT(val)             bfin_write16(PLL_STAT,val)#define bfin_read_PLL_LOCKCNT()              bfin_read16(PLL_LOCKCNT)#define bfin_write_PLL_LOCKCNT(val)          bfin_write16(PLL_LOCKCNT,val)#define bfin_read_CHIPID()                   bfin_read32(CHIPID)/* System Interrupt Controller (0xFFC00100 - 0xFFC001FF)							*/#define bfin_read_SWRST()                    bfin_read16(SWRST)#define bfin_write_SWRST(val)                bfin_write16(SWRST,val)#define bfin_read_SYSCR()                    bfin_read16(SYSCR)#define bfin_write_SYSCR(val)                bfin_write16(SYSCR,val)#define bfin_read_SIC_RVECT()                bfin_read32(SIC_RVECT)#define bfin_write_SIC_RVECT(val)            bfin_write32(SIC_RVECT,val)#define bfin_read_SIC_IMASK()                bfin_read32(SIC_IMASK)#define bfin_write_SIC_IMASK(val)            bfin_write32(SIC_IMASK,val)#define bfin_read_SIC_IAR0()                 bfin_read32(SIC_IAR0)#define bfin_write_SIC_IAR0(val)             bfin_write32(SIC_IAR0,val)#define bfin_read_SIC_IAR1()                 bfin_read32(SIC_IAR1)#define bfin_write_SIC_IAR1(val)             bfin_write32(SIC_IAR1,val)#define bfin_read_SIC_IAR2()                 bfin_read32(SIC_IAR2)#define bfin_write_SIC_IAR2(val)             bfin_write32(SIC_IAR2,val)#define bfin_read_SIC_IAR3()                 bfin_read32(SIC_IAR3)#define bfin_write_SIC_IAR3(val)             bfin_write32(SIC_IAR3,val)#define bfin_read_SIC_ISR()                  bfin_read32(SIC_ISR)#define bfin_write_SIC_ISR(val)              bfin_write32(SIC_ISR,val)#define bfin_read_SIC_IWR()                  bfin_read32(SIC_IWR)#define bfin_write_SIC_IWR(val)              bfin_write32(SIC_IWR,val)/* Watchdog Timer		(0xFFC00200 - 0xFFC002FF)									*/#define bfin_read_WDOG_CTL()                 bfin_read16(WDOG_CTL)#define bfin_write_WDOG_CTL(val)             bfin_write16(WDOG_CTL,val)#define bfin_read_WDOG_CNT()                 bfin_read32(WDOG_CNT)#define bfin_write_WDOG_CNT(val)             bfin_write32(WDOG_CNT,val)#define bfin_read_WDOG_STAT()                bfin_read32(WDOG_STAT)#define bfin_write_WDOG_STAT(val)            bfin_write32(WDOG_STAT,val)/* Real Time Clock		(0xFFC00300 - 0xFFC003FF)									*/#define bfin_read_RTC_STAT()                 bfin_read32(RTC_STAT)#define bfin_write_RTC_STAT(val)             bfin_write32(RTC_STAT,val)#define bfin_read_RTC_ICTL()                 bfin_read16(RTC_ICTL)#define bfin_write_RTC_ICTL(val)             bfin_write16(RTC_ICTL,val)#define bfin_read_RTC_ISTAT()                bfin_read16(RTC_ISTAT)#define bfin_write_RTC_ISTAT(val)            bfin_write16(RTC_ISTAT,val)#define bfin_read_RTC_SWCNT()                bfin_read16(RTC_SWCNT)#define bfin_write_RTC_SWCNT(val)            bfin_write16(RTC_SWCNT,val)#define bfin_read_RTC_ALARM()                bfin_read32(RTC_ALARM)#define bfin_write_RTC_ALARM(val)            bfin_write32(RTC_ALARM,val)#define bfin_read_RTC_FAST()                 bfin_read16(RTC_FAST)#define bfin_write_RTC_FAST(val)             bfin_write16(RTC_FAST,val)#define bfin_read_RTC_PREN()                 bfin_read16(RTC_PREN)#define bfin_write_RTC_PREN(val)             bfin_write16(RTC_PREN,val)/* UART0 Controller		(0xFFC00400 - 0xFFC004FF)									*/#define bfin_read_UART0_THR()                bfin_read16(UART0_THR)#define bfin_write_UART0_THR(val)            bfin_write16(UART0_THR,val)#define bfin_read_UART0_RBR()                bfin_read16(UART0_RBR)#define bfin_write_UART0_RBR(val)            bfin_write16(UART0_RBR,val)#define bfin_read_UART0_DLL()                bfin_read16(UART0_DLL)#define bfin_write_UART0_DLL(val)            bfin_write16(UART0_DLL,val)#define bfin_read_UART0_IER()                bfin_read16(UART0_IER)#define bfin_write_UART0_IER(val)            bfin_write16(UART0_IER,val)#define bfin_read_UART0_DLH()                bfin_read16(UART0_DLH)#define bfin_write_UART0_DLH(val)            bfin_write16(UART0_DLH,val)#define bfin_read_UART0_IIR()                bfin_read16(UART0_IIR)#define bfin_write_UART0_IIR(val)            bfin_write16(UART0_IIR,val)#define bfin_read_UART0_LCR()                bfin_read16(UART0_LCR)#define bfin_write_UART0_LCR(val)            bfin_write16(UART0_LCR,val)#define bfin_read_UART0_MCR()                bfin_read16(UART0_MCR)#define bfin_write_UART0_MCR(val)            bfin_write16(UART0_MCR,val)#define bfin_read_UART0_LSR()                bfin_read16(UART0_LSR)#define bfin_write_UART0_LSR(val)            bfin_write16(UART0_LSR,val)#define bfin_read_UART0_MSR()                bfin_read16(UART0_MSR)#define bfin_write_UART0_MSR(val)            bfin_write16(UART0_MSR,val)#define bfin_read_UART0_SCR()                bfin_read16(UART0_SCR)#define bfin_write_UART0_SCR(val)            bfin_write16(UART0_SCR,val)#define bfin_read_UART0_GCTL()               bfin_read16(UART0_GCTL)#define bfin_write_UART0_GCTL(val)           bfin_write16(UART0_GCTL,val)/* SPI Controller		(0xFFC00500 - 0xFFC005FF)									*/#define bfin_read_SPI_CTL()                  bfin_read16(SPI_CTL)#define bfin_write_SPI_CTL(val)              bfin_write16(SPI_CTL,val)#define bfin_read_SPI_FLG()                  bfin_read16(SPI_FLG)#define bfin_write_SPI_FLG(val)              bfin_write16(SPI_FLG,val)#define bfin_read_SPI_STAT()                 bfin_read16(SPI_STAT)#define bfin_write_SPI_STAT(val)             bfin_write16(SPI_STAT,val)#define bfin_read_SPI_TDBR()                 bfin_read16(SPI_TDBR)#define bfin_write_SPI_TDBR(val)             bfin_write16(SPI_TDBR,val)#define bfin_read_SPI_RDBR()                 bfin_read16(SPI_RDBR)#define bfin_write_SPI_RDBR(val)             bfin_write16(SPI_RDBR,val)#define bfin_read_SPI_BAUD()                 bfin_read16(SPI_BAUD)#define bfin_write_SPI_BAUD(val)             bfin_write16(SPI_BAUD,val)#define bfin_read_SPI_SHADOW()               bfin_read16(SPI_SHADOW)#define bfin_write_SPI_SHADOW(val)           bfin_write16(SPI_SHADOW,val)/* TIMER0-7 Registers		(0xFFC00600 - 0xFFC006FF)								*/#define bfin_read_TIMER0_CONFIG()            bfin_read16(TIMER0_CONFIG)#define bfin_write_TIMER0_CONFIG(val)        bfin_write16(TIMER0_CONFIG,val)#define bfin_read_TIMER0_COUNTER()           bfin_read32(TIMER0_COUNTER)#define bfin_write_TIMER0_COUNTER(val)       bfin_write32(TIMER0_COUNTER,val)#define bfin_read_TIMER0_PERIOD()            bfin_read32(TIMER0_PERIOD)#define bfin_write_TIMER0_PERIOD(val)        bfin_write32(TIMER0_PERIOD,val)#define bfin_read_TIMER0_WIDTH()             bfin_read32(TIMER0_WIDTH)#define bfin_write_TIMER0_WIDTH(val)         bfin_write32(TIMER0_WIDTH,val)#define bfin_read_TIMER1_CONFIG()            bfin_read16(TIMER1_CONFIG)#define bfin_write_TIMER1_CONFIG(val)        bfin_write16(TIMER1_CONFIG,val)#define bfin_read_TIMER1_COUNTER()           bfin_read32(TIMER1_COUNTER)#define bfin_write_TIMER1_COUNTER(val)       bfin_write32(TIMER1_COUNTER,val)#define bfin_read_TIMER1_PERIOD()            bfin_read32(TIMER1_PERIOD)#define bfin_write_TIMER1_PERIOD(val)        bfin_write32(TIMER1_PERIOD,val)#define bfin_read_TIMER1_WIDTH()             bfin_read32(TIMER1_WIDTH)#define bfin_write_TIMER1_WIDTH(val)         bfin_write32(TIMER1_WIDTH,val)#define bfin_read_TIMER2_CONFIG()            bfin_read16(TIMER2_CONFIG)#define bfin_write_TIMER2_CONFIG(val)        bfin_write16(TIMER2_CONFIG,val)#define bfin_read_TIMER2_COUNTER()           bfin_read32(TIMER2_COUNTER)#define bfin_write_TIMER2_COUNTER(val)       bfin_write32(TIMER2_COUNTER,val)#define bfin_read_TIMER2_PERIOD()            bfin_read32(TIMER2_PERIOD)#define bfin_write_TIMER2_PERIOD(val)        bfin_write32(TIMER2_PERIOD,val)#define bfin_read_TIMER2_WIDTH()             bfin_read32(TIMER2_WIDTH)#define bfin_write_TIMER2_WIDTH(val)         bfin_write32(TIMER2_WIDTH,val)#define bfin_read_TIMER3_CONFIG()            bfin_read16(TIMER3_CONFIG)#define bfin_write_TIMER3_CONFIG(val)        bfin_write16(TIMER3_CONFIG,val)#define bfin_read_TIMER3_COUNTER()           bfin_read32(TIMER3_COUNTER)#define bfin_write_TIMER3_COUNTER(val)       bfin_write32(TIMER3_COUNTER,val)#define bfin_read_TIMER3_PERIOD()            bfin_read32(TIMER3_PERIOD)#define bfin_write_TIMER3_PERIOD(val)        bfin_write32(TIMER3_PERIOD,val)#define bfin_read_TIMER3_WIDTH()             bfin_read32(TIMER3_WIDTH)#define bfin_write_TIMER3_WIDTH(val)         bfin_write32(TIMER3_WIDTH,val)#define bfin_read_TIMER4_CONFIG()            bfin_read16(TIMER4_CONFIG)#define bfin_write_TIMER4_CONFIG(val)        bfin_write16(TIMER4_CONFIG,val)#define bfin_read_TIMER4_COUNTER()           bfin_read32(TIMER4_COUNTER)#define bfin_write_TIMER4_COUNTER(val)       bfin_write32(TIMER4_COUNTER,val)#define bfin_read_TIMER4_PERIOD()            bfin_read32(TIMER4_PERIOD)#define bfin_write_TIMER4_PERIOD(val)        bfin_write32(TIMER4_PERIOD,val)#define bfin_read_TIMER4_WIDTH()             bfin_read32(TIMER4_WIDTH)#define bfin_write_TIMER4_WIDTH(val)         bfin_write32(TIMER4_WIDTH,val)#define bfin_read_TIMER5_CONFIG()            bfin_read16(TIMER5_CONFIG)#define bfin_write_TIMER5_CONFIG(val)        bfin_write16(TIMER5_CONFIG,val)#define bfin_read_TIMER5_COUNTER()           bfin_read32(TIMER5_COUNTER)#define bfin_write_TIMER5_COUNTER(val)       bfin_write32(TIMER5_COUNTER,val)#define bfin_read_TIMER5_PERIOD()            bfin_read32(TIMER5_PERIOD)#define bfin_write_TIMER5_PERIOD(val)        bfin_write32(TIMER5_PERIOD,val)#define bfin_read_TIMER5_WIDTH()             bfin_read32(TIMER5_WIDTH)#define bfin_write_TIMER5_WIDTH(val)         bfin_write32(TIMER5_WIDTH,val)#define bfin_read_TIMER6_CONFIG()            bfin_read16(TIMER6_CONFIG)#define bfin_write_TIMER6_CONFIG(val)        bfin_write16(TIMER6_CONFIG,val)#define bfin_read_TIMER6_COUNTER()           bfin_read32(TIMER6_COUNTER)#define bfin_write_TIMER6_COUNTER(val)       bfin_write32(TIMER6_COUNTER,val)#define bfin_read_TIMER6_PERIOD()            bfin_read32(TIMER6_PERIOD)#define bfin_write_TIMER6_PERIOD(val)        bfin_write32(TIMER6_PERIOD,val)#define bfin_read_TIMER6_WIDTH()             bfin_read32(TIMER6_WIDTH)#define bfin_write_TIMER6_WIDTH(val)         bfin_write32(TIMER6_WIDTH,val)#define bfin_read_TIMER7_CONFIG()            bfin_read16(TIMER7_CONFIG)#define bfin_write_TIMER7_CONFIG(val)        bfin_write16(TIMER7_CONFIG,val)#define bfin_read_TIMER7_COUNTER()           bfin_read32(TIMER7_COUNTER)#define bfin_write_TIMER7_COUNTER(val)       bfin_write32(TIMER7_COUNTER,val)#define bfin_read_TIMER7_PERIOD()            bfin_read32(TIMER7_PERIOD)#define bfin_write_TIMER7_PERIOD(val)        bfin_write32(TIMER7_PERIOD,val)#define bfin_read_TIMER7_WIDTH()             bfin_read32(TIMER7_WIDTH)#define bfin_write_TIMER7_WIDTH(val)         bfin_write32(TIMER7_WIDTH,val)#define bfin_read_TIMER_ENABLE()             bfin_read16(TIMER_ENABLE)#define bfin_write_TIMER_ENABLE(val)         bfin_write16(TIMER_ENABLE,val)#define bfin_read_TIMER_DISABLE()            bfin_read16(TIMER_DISABLE)#define bfin_write_TIMER_DISABLE(val)        bfin_write16(TIMER_DISABLE,val)#define bfin_read_TIMER_STATUS()             bfin_read32(TIMER_STATUS)#define bfin_write_TIMER_STATUS(val)         bfin_write32(TIMER_STATUS,val)/* General Purpose I/O Port F (0xFFC00700 - 0xFFC007FF)								*/#define bfin_read_PORTFIO()                  bfin_read16(PORTFIO)#define bfin_write_PORTFIO(val)              bfin_write16(PORTFIO,val)#define bfin_read_PORTFIO_CLEAR()            bfin_read16(PORTFIO_CLEAR)#define bfin_write_PORTFIO_CLEAR(val)        bfin_write16(PORTFIO_CLEAR,val)#define bfin_read_PORTFIO_SET()              bfin_read16(PORTFIO_SET)#define bfin_write_PORTFIO_SET(val)          bfin_write16(PORTFIO_SET,val)#define bfin_read_PORTFIO_TOGGLE()           bfin_read16(PORTFIO_TOGGLE)#define bfin_write_PORTFIO_TOGGLE(val)       bfin_write16(PORTFIO_TOGGLE,val)#define bfin_read_PORTFIO_MASKA()            bfin_read16(PORTFIO_MASKA)#define bfin_write_PORTFIO_MASKA(val)        bfin_write16(PORTFIO_MASKA,val)#define bfin_read_PORTFIO_MASKA_CLEAR()      bfin_read16(PORTFIO_MASKA_CLEAR)#define bfin_write_PORTFIO_MASKA_CLEAR(val)  bfin_write16(PORTFIO_MASKA_CLEAR,val)#define bfin_read_PORTFIO_MASKA_SET()        bfin_read16(PORTFIO_MASKA_SET)#define bfin_write_PORTFIO_MASKA_SET(val)    bfin_write16(PORTFIO_MASKA_SET,val)#define bfin_read_PORTFIO_MASKA_TOGGLE()     bfin_read16(PORTFIO_MASKA_TOGGLE)#define bfin_write_PORTFIO_MASKA_TOGGLE(val) bfin_write16(PORTFIO_MASKA_TOGGLE,val)#define bfin_read_PORTFIO_MASKB()            bfin_read16(PORTFIO_MASKB)#define bfin_write_PORTFIO_MASKB(val)        bfin_write16(PORTFIO_MASKB,val)#define bfin_read_PORTFIO_MASKB_CLEAR()      bfin_read16(PORTFIO_MASKB_CLEAR)#define bfin_write_PORTFIO_MASKB_CLEAR(val)  bfin_write16(PORTFIO_MASKB_CLEAR,val)#define bfin_read_PORTFIO_MASKB_SET()        bfin_read16(PORTFIO_MASKB_SET)#define bfin_write_PORTFIO_MASKB_SET(val)    bfin_write16(PORTFIO_MASKB_SET,val)#define bfin_read_PORTFIO_MASKB_TOGGLE()     bfin_read16(PORTFIO_MASKB_TOGGLE)#define bfin_write_PORTFIO_MASKB_TOGGLE(val) bfin_write16(PORTFIO_MASKB_TOGGLE,val)#define bfin_read_PORTFIO_DIR()              bfin_read16(PORTFIO_DIR)#define bfin_write_PORTFIO_DIR(val)          bfin_write16(PORTFIO_DIR,val)#define bfin_read_PORTFIO_POLAR()            bfin_read16(PORTFIO_POLAR)#define bfin_write_PORTFIO_POLAR(val)        bfin_write16(PORTFIO_POLAR,val)#define bfin_read_PORTFIO_EDGE()             bfin_read16(PORTFIO_EDGE)#define bfin_write_PORTFIO_EDGE(val)         bfin_write16(PORTFIO_EDGE,val)#define bfin_read_PORTFIO_BOTH()             bfin_read16(PORTFIO_BOTH)#define bfin_write_PORTFIO_BOTH(val)         bfin_write16(PORTFIO_BOTH,val)#define bfin_read_PORTFIO_INEN()             bfin_read16(PORTFIO_INEN)#define bfin_write_PORTFIO_INEN(val)         bfin_write16(PORTFIO_INEN,val)/* SPORT0 Controller		(0xFFC00800 - 0xFFC008FF)								*/#define bfin_read_SPORT0_TCR1()              bfin_read16(SPORT0_TCR1)#define bfin_write_SPORT0_TCR1(val)          bfin_write16(SPORT0_TCR1,val)#define bfin_read_SPORT0_TCR2()              bfin_read16(SPORT0_TCR2)#define bfin_write_SPORT0_TCR2(val)          bfin_write16(SPORT0_TCR2,val)#define bfin_read_SPORT0_TCLKDIV()           bfin_read16(SPORT0_TCLKDIV)#define bfin_write_SPORT0_TCLKDIV(val)       bfin_write16(SPORT0_TCLKDIV,val)#define bfin_read_SPORT0_TFSDIV()            bfin_read16(SPORT0_TFSDIV)#define bfin_write_SPORT0_TFSDIV(val)        bfin_write16(SPORT0_TFSDIV,val)#define bfin_read_SPORT0_TX()                bfin_read32(SPORT0_TX)#define bfin_write_SPORT0_TX(val)            bfin_write32(SPORT0_TX,val)#define bfin_read_SPORT0_RX()                bfin_read32(SPORT0_RX)#define bfin_write_SPORT0_RX(val)            bfin_write32(SPORT0_RX,val)#define bfin_read_SPORT0_TX32()              bfin_read32(SPORT0_TX)#define bfin_write_SPORT0_TX32(val)          bfin_write32(SPORT0_TX,val)#define bfin_read_SPORT0_RX32()              bfin_read32(SPORT0_RX)#define bfin_write_SPORT0_RX32(val)          bfin_write32(SPORT0_RX,val)#define bfin_read_SPORT0_TX16()              bfin_read16(SPORT0_TX)#define bfin_write_SPORT0_TX16(val)          bfin_write16(SPORT0_TX,val)#define bfin_read_SPORT0_RX16()              bfin_read16(SPORT0_RX)#define bfin_write_SPORT0_RX16(val)          bfin_write16(SPORT0_RX,val)#define bfin_read_SPORT0_RCR1()              bfin_read16(SPORT0_RCR1)#define bfin_write_SPORT0_RCR1(val)          bfin_write16(SPORT0_RCR1,val)#define bfin_read_SPORT0_RCR2()              bfin_read16(SPORT0_RCR2)#define bfin_write_SPORT0_RCR2(val)          bfin_write16(SPORT0_RCR2,val)#define bfin_read_SPORT0_RCLKDIV()           bfin_read16(SPORT0_RCLKDIV)#define bfin_write_SPORT0_RCLKDIV(val)       bfin_write16(SPORT0_RCLKDIV,val)#define bfin_read_SPORT0_RFSDIV()            bfin_read16(SPORT0_RFSDIV)#define bfin_write_SPORT0_RFSDIV(val)        bfin_write16(SPORT0_RFSDIV,val)#define bfin_read_SPORT0_STAT()              bfin_read16(SPORT0_STAT)#define bfin_write_SPORT0_STAT(val)          bfin_write16(SPORT0_STAT,val)#define bfin_read_SPORT0_CHNL()              bfin_read16(SPORT0_CHNL)#define bfin_write_SPORT0_CHNL(val)          bfin_write16(SPORT0_CHNL,val)#define bfin_read_SPORT0_MCMC1()             bfin_read16(SPORT0_MCMC1)#define bfin_write_SPORT0_MCMC1(val)         bfin_write16(SPORT0_MCMC1,val)#define bfin_read_SPORT0_MCMC2()             bfin_read16(SPORT0_MCMC2)#define bfin_write_SPORT0_MCMC2(val)         bfin_write16(SPORT0_MCMC2,val)#define bfin_read_SPORT0_MTCS0()             bfin_read32(SPORT0_MTCS0)#define bfin_write_SPORT0_MTCS0(val)         bfin_write32(SPORT0_MTCS0,val)#define bfin_read_SPORT0_MTCS1()             bfin_read32(SPORT0_MTCS1)#define bfin_write_SPORT0_MTCS1(val)         bfin_write32(SPORT0_MTCS1,val)#define bfin_read_SPORT0_MTCS2()             bfin_read32(SPORT0_MTCS2)#define bfin_write_SPORT0_MTCS2(val)         bfin_write32(SPORT0_MTCS2,val)#define bfin_read_SPORT0_MTCS3()             bfin_read32(SPORT0_MTCS3)#define bfin_write_SPORT0_MTCS3(val)         bfin_write32(SPORT0_MTCS3,val)#define bfin_read_SPORT0_MRCS0()             bfin_read32(SPORT0_MRCS0)#define bfin_write_SPORT0_MRCS0(val)         bfin_write32(SPORT0_MRCS0,val)#define bfin_read_SPORT0_MRCS1()             bfin_read32(SPORT0_MRCS1)#define bfin_write_SPORT0_MRCS1(val)         bfin_write32(SPORT0_MRCS1,val)#define bfin_read_SPORT0_MRCS2()             bfin_read32(SPORT0_MRCS2)#define bfin_write_SPORT0_MRCS2(val)         bfin_write32(SPORT0_MRCS2,val)#define bfin_read_SPORT0_MRCS3()             bfin_read32(SPORT0_MRCS3)#define bfin_write_SPORT0_MRCS3(val)         bfin_write32(SPORT0_MRCS3,val)/* SPORT1 Controller		(0xFFC00900 - 0xFFC009FF)								*/#define bfin_read_SPORT1_TCR1()              bfin_read16(SPORT1_TCR1)#define bfin_write_SPORT1_TCR1(val)          bfin_write16(SPORT1_TCR1,val)#define bfin_read_SPORT1_TCR2()              bfin_read16(SPORT1_TCR2)#define bfin_write_SPORT1_TCR2(val)          bfin_write16(SPORT1_TCR2,val)#define bfin_read_SPORT1_TCLKDIV()           bfin_read16(SPORT1_TCLKDIV)#define bfin_write_SPORT1_TCLKDIV(val)       bfin_write16(SPORT1_TCLKDIV,val)#define bfin_read_SPORT1_TFSDIV()            bfin_read16(SPORT1_TFSDIV)#define bfin_write_SPORT1_TFSDIV(val)        bfin_write16(SPORT1_TFSDIV,val)#define bfin_read_SPORT1_TX()                bfin_read32(SPORT1_TX)#define bfin_write_SPORT1_TX(val)            bfin_write32(SPORT1_TX,val)#define bfin_read_SPORT1_RX()                bfin_read32(SPORT1_RX)#define bfin_write_SPORT1_RX(val)            bfin_write32(SPORT1_RX,val)#define bfin_read_SPORT1_TX32()              bfin_read32(SPORT1_TX)#define bfin_write_SPORT1_TX32(val)          bfin_write32(SPORT1_TX,val)#define bfin_read_SPORT1_RX32()              bfin_read32(SPORT1_RX)#define bfin_write_SPORT1_RX32(val)          bfin_write32(SPORT1_RX,val)#define bfin_read_SPORT1_TX16()              bfin_read16(SPORT1_TX)#define bfin_write_SPORT1_TX16(val)          bfin_write16(SPORT1_TX,val)#define bfin_read_SPORT1_RX16()              bfin_read16(SPORT1_RX)#define bfin_write_SPORT1_RX16(val)          bfin_write16(SPORT1_RX,val)#define bfin_read_SPORT1_RCR1()              bfin_read16(SPORT1_RCR1)#define bfin_write_SPORT1_RCR1(val)          bfin_write16(SPORT1_RCR1,val)#define bfin_read_SPORT1_RCR2()              bfin_read16(SPORT1_RCR2)#define bfin_write_SPORT1_RCR2(val)          bfin_write16(SPORT1_RCR2,val)#define bfin_read_SPORT1_RCLKDIV()           bfin_read16(SPORT1_RCLKDIV)#define bfin_write_SPORT1_RCLKDIV(val)       bfin_write16(SPORT1_RCLKDIV,val)#define bfin_read_SPORT1_RFSDIV()            bfin_read16(SPORT1_RFSDIV)#define bfin_write_SPORT1_RFSDIV(val)        bfin_write16(SPORT1_RFSDIV,val)#define bfin_read_SPORT1_STAT()              bfin_read16(SPORT1_STAT)#define bfin_write_SPORT1_STAT(val)          bfin_write16(SPORT1_STAT,val)#define bfin_read_SPORT1_CHNL()              bfin_read16(SPORT1_CHNL)#define bfin_write_SPORT1_CHNL(val)          bfin_write16(SPORT1_CHNL,val)#define bfin_read_SPORT1_MCMC1()             bfin_read16(SPORT1_MCMC1)#define bfin_write_SPORT1_MCMC1(val)         bfin_write16(SPORT1_MCMC1,val)#define bfin_read_SPORT1_MCMC2()             bfin_read16(SPORT1_MCMC2)#define bfin_write_SPORT1_MCMC2(val)         bfin_write16(SPORT1_MCMC2,val)#define bfin_read_SPORT1_MTCS0()             bfin_read32(SPORT1_MTCS0)#define bfin_write_SPORT1_MTCS0(val)         bfin_write32(SPORT1_MTCS0,val)#define bfin_read_SPORT1_MTCS1()             bfin_read32(SPORT1_MTCS1)#define bfin_write_SPORT1_MTCS1(val)         bfin_write32(SPORT1_MTCS1,val)#define bfin_read_SPORT1_MTCS2()             bfin_read32(SPORT1_MTCS2)#define bfin_write_SPORT1_MTCS2(val)         bfin_write32(SPORT1_MTCS2,val)#define bfin_read_SPORT1_MTCS3()             bfin_read32(SPORT1_MTCS3)#define bfin_write_SPORT1_MTCS3(val)         bfin_write32(SPORT1_MTCS3,val)#define bfin_read_SPORT1_MRCS0()             bfin_read32(SPORT1_MRCS0)#define bfin_write_SPORT1_MRCS0(val)         bfin_write32(SPORT1_MRCS0,val)#define bfin_read_SPORT1_MRCS1()             bfin_read32(SPORT1_MRCS1)#define bfin_write_SPORT1_MRCS1(val)         bfin_write32(SPORT1_MRCS1,val)#define bfin_read_SPORT1_MRCS2()             bfin_read32(SPORT1_MRCS2)#define bfin_write_SPORT1_MRCS2(val)         bfin_write32(SPORT1_MRCS2,val)#define bfin_read_SPORT1_MRCS3()             bfin_read32(SPORT1_MRCS3)#define bfin_write_SPORT1_MRCS3(val)         bfin_write32(SPORT1_MRCS3,val)/* External Bus Interface Unit (0xFFC00A00 - 0xFFC00AFF)							*/#define bfin_read_EBIU_AMGCTL()              bfin_read16(EBIU_AMGCTL)#define bfin_write_EBIU_AMGCTL(val)          bfin_write16(EBIU_AMGCTL,val)#define bfin_read_EBIU_AMBCTL0()             bfin_read32(EBIU_AMBCTL0)#define bfin_write_EBIU_AMBCTL0(val)         bfin_write32(EBIU_AMBCTL0,val)#define bfin_read_EBIU_AMBCTL1()             bfin_read32(EBIU_AMBCTL1)#define bfin_write_EBIU_AMBCTL1(val)         bfin_write32(EBIU_AMBCTL1,val)#define bfin_read_EBIU_SDGCTL()              bfin_read32(EBIU_SDGCTL)#define bfin_write_EBIU_SDGCTL(val)          bfin_write32(EBIU_SDGCTL,val)#define bfin_read_EBIU_SDBCTL()              bfin_read16(EBIU_SDBCTL)#define bfin_write_EBIU_SDBCTL(val)          bfin_write16(EBIU_SDBCTL,val)#define bfin_read_EBIU_SDRRC()               bfin_read16(EBIU_SDRRC)#define bfin_write_EBIU_SDRRC(val)           bfin_write16(EBIU_SDRRC,val)#define bfin_read_EBIU_SDSTAT()              bfin_read16(EBIU_SDSTAT)#define bfin_write_EBIU_SDSTAT(val)          bfin_write16(EBIU_SDSTAT,val)/* DMA Traffic Control Registers													*/#define bfin_read_DMAC_TC_PER()              bfin_read16(DMAC_TC_PER)#define bfin_write_DMAC_TC_PER(val)          bfin_write16(DMAC_TC_PER,val)#define bfin_read_DMAC_TC_CNT()              bfin_read16(DMAC_TC_CNT)#define bfin_write_DMAC_TC_CNT(val)          bfin_write16(DMAC_TC_CNT,val)/* DMA Controller																	*/#define bfin_read_DMA0_CONFIG()              bfin_read16(DMA0_CONFIG)#define bfin_write_DMA0_CONFIG(val)          bfin_write16(DMA0_CONFIG,val)#define bfin_read_DMA0_NEXT_DESC_PTR()       bfin_read32(DMA0_NEXT_DESC_PTR)#define bfin_write_DMA0_NEXT_DESC_PTR(val)   bfin_write32(DMA0_NEXT_DESC_PTR,val)#define bfin_read_DMA0_START_ADDR()          bfin_read32(DMA0_START_ADDR)#define bfin_write_DMA0_START_ADDR(val)      bfin_write32(DMA0_START_ADDR,val)#define bfin_read_DMA0_X_COUNT()             bfin_read16(DMA0_X_COUNT)#define bfin_write_DMA0_X_COUNT(val)         bfin_write16(DMA0_X_COUNT,val)#define bfin_read_DMA0_Y_COUNT()             bfin_read16(DMA0_Y_COUNT)#define bfin_write_DMA0_Y_COUNT(val)         bfin_write16(DMA0_Y_COUNT,val)#define bfin_read_DMA0_X_MODIFY()            bfin_read16(DMA0_X_MODIFY)#define bfin_write_DMA0_X_MODIFY(val)        bfin_write16(DMA0_X_MODIFY,val)#define bfin_read_DMA0_Y_MODIFY()            bfin_read16(DMA0_Y_MODIFY)#define bfin_write_DMA0_Y_MODIFY(val)        bfin_write16(DMA0_Y_MODIFY,val)#define bfin_read_DMA0_CURR_DESC_PTR()       bfin_read32(DMA0_CURR_DESC_PTR)#define bfin_write_DMA0_CURR_DESC_PTR(val)   bfin_write32(DMA0_CURR_DESC_PTR,val)#define bfin_read_DMA0_CURR_ADDR()           bfin_read32(DMA0_CURR_ADDR)#define bfin_write_DMA0_CURR_ADDR(val)       bfin_write32(DMA0_CURR_ADDR,val)#define bfin_read_DMA0_CURR_X_COUNT()        bfin_read16(DMA0_CURR_X_COUNT)#define bfin_write_DMA0_CURR_X_COUNT(val)    bfin_write16(DMA0_CURR_X_COUNT,val)#define bfin_read_DMA0_CURR_Y_COUNT()        bfin_read16(DMA0_CURR_Y_COUNT)#define bfin_write_DMA0_CURR_Y_COUNT(val)    bfin_write16(DMA0_CURR_Y_COUNT,val)#define bfin_read_DMA0_IRQ_STATUS()          bfin_read16(DMA0_IRQ_STATUS)#define bfin_write_DMA0_IRQ_STATUS(val)      bfin_write16(DMA0_IRQ_STATUS,val)#define bfin_read_DMA0_PERIPHERAL_MAP()      bfin_read16(DMA0_PERIPHERAL_MAP)#define bfin_write_DMA0_PERIPHERAL_MAP(val)  bfin_write16(DMA0_PERIPHERAL_MAP,val)#define bfin_read_DMA1_CONFIG()              bfin_read16(DMA1_CONFIG)#define bfin_write_DMA1_CONFIG(val)          bfin_write16(DMA1_CONFIG,val)#define bfin_read_DMA1_NEXT_DESC_PTR()       bfin_read32(DMA1_NEXT_DESC_PTR)#define bfin_write_DMA1_NEXT_DESC_PTR(val)   bfin_write32(DMA1_NEXT_DESC_PTR,val)#define bfin_read_DMA1_START_ADDR()          bfin_read32(DMA1_START_ADDR)#define bfin_write_DMA1_START_ADDR(val)      bfin_write32(DMA1_START_ADDR,val)#define bfin_read_DMA1_X_COUNT()             bfin_read16(DMA1_X_COUNT)#define bfin_write_DMA1_X_COUNT(val)         bfin_write16(DMA1_X_COUNT,val)#define bfin_read_DMA1_Y_COUNT()             bfin_read16(DMA1_Y_COUNT)#define bfin_write_DMA1_Y_COUNT(val)         bfin_write16(DMA1_Y_COUNT,val)#define bfin_read_DMA1_X_MODIFY()            bfin_read16(DMA1_X_MODIFY)#define bfin_write_DMA1_X_MODIFY(val)        bfin_write16(DMA1_X_MODIFY,val)#define bfin_read_DMA1_Y_MODIFY()            bfin_read16(DMA1_Y_MODIFY)#define bfin_write_DMA1_Y_MODIFY(val)        bfin_write16(DMA1_Y_MODIFY,val)#define bfin_read_DMA1_CURR_DESC_PTR()       bfin_read32(DMA1_CURR_DESC_PTR)#define bfin_write_DMA1_CURR_DESC_PTR(val)   bfin_write32(DMA1_CURR_DESC_PTR,val)#define bfin_read_DMA1_CURR_ADDR()           bfin_read32(DMA1_CURR_ADDR)#define bfin_write_DMA1_CURR_ADDR(val)       bfin_write32(DMA1_CURR_ADDR,val)#define bfin_read_DMA1_CURR_X_COUNT()        bfin_read16(DMA1_CURR_X_COUNT)#define bfin_write_DMA1_CURR_X_COUNT(val)    bfin_write16(DMA1_CURR_X_COUNT,val)#define bfin_read_DMA1_CURR_Y_COUNT()        bfin_read16(DMA1_CURR_Y_COUNT)#define bfin_write_DMA1_CURR_Y_COUNT(val)    bfin_write16(DMA1_CURR_Y_COUNT,val)#define bfin_read_DMA1_IRQ_STATUS()          bfin_read16(DMA1_IRQ_STATUS)#define bfin_write_DMA1_IRQ_STATUS(val)      bfin_write16(DMA1_IRQ_STATUS,val)#define bfin_read_DMA1_PERIPHERAL_MAP()      bfin_read16(DMA1_PERIPHERAL_MAP)#define bfin_write_DMA1_PERIPHERAL_MAP(val)  bfin_write16(DMA1_PERIPHERAL_MAP,val)#define bfin_read_DMA2_CONFIG()              bfin_read16(DMA2_CONFIG)#define bfin_write_DMA2_CONFIG(val)          bfin_write16(DMA2_CONFIG,val)#define bfin_read_DMA2_NEXT_DESC_PTR()       bfin_read32(DMA2_NEXT_DESC_PTR)#define bfin_write_DMA2_NEXT_DESC_PTR(val)   bfin_write32(DMA2_NEXT_DESC_PTR,val)#define bfin_read_DMA2_START_ADDR()          bfin_read32(DMA2_START_ADDR)#define bfin_write_DMA2_START_ADDR(val)      bfin_write32(DMA2_START_ADDR,val)#define bfin_read_DMA2_X_COUNT()             bfin_read16(DMA2_X_COUNT)#define bfin_write_DMA2_X_COUNT(val)         bfin_write16(DMA2_X_COUNT,val)#define bfin_read_DMA2_Y_COUNT()             bfin_read16(DMA2_Y_COUNT)#define bfin_write_DMA2_Y_COUNT(val)         bfin_write16(DMA2_Y_COUNT,val)#define bfin_read_DMA2_X_MODIFY()            bfin_read16(DMA2_X_MODIFY)#define bfin_write_DMA2_X_MODIFY(val)        bfin_write16(DMA2_X_MODIFY,val)#define bfin_read_DMA2_Y_MODIFY()            bfin_read16(DMA2_Y_MODIFY)#define bfin_write_DMA2_Y_MODIFY(val)        bfin_write16(DMA2_Y_MODIFY,val)#define bfin_read_DMA2_CURR_DESC_PTR()       bfin_read32(DMA2_CURR_DESC_PTR)#define bfin_write_DMA2_CURR_DESC_PTR(val)   bfin_write32(DMA2_CURR_DESC_PTR,val)#define bfin_read_DMA2_CURR_ADDR()           bfin_read32(DMA2_CURR_ADDR)#define bfin_write_DMA2_CURR_ADDR(val)       bfin_write32(DMA2_CURR_ADDR,val)#define bfin_read_DMA2_CURR_X_COUNT()        bfin_read16(DMA2_CURR_X_COUNT)#define bfin_write_DMA2_CURR_X_COUNT(val)    bfin_write16(DMA2_CURR_X_COUNT,val)#define bfin_read_DMA2_CURR_Y_COUNT()        bfin_read16(DMA2_CURR_Y_COUNT)#define bfin_write_DMA2_CURR_Y_COUNT(val)    bfin_write16(DMA2_CURR_Y_COUNT,val)#define bfin_read_DMA2_IRQ_STATUS()          bfin_read16(DMA2_IRQ_STATUS)#define bfin_write_DMA2_IRQ_STATUS(val)      bfin_write16(DMA2_IRQ_STATUS,val)#define bfin_read_DMA2_PERIPHERAL_MAP()      bfin_read16(DMA2_PERIPHERAL_MAP)#define bfin_write_DMA2_PERIPHERAL_MAP(val)  bfin_write16(DMA2_PERIPHERAL_MAP,val)#define bfin_read_DMA3_CONFIG()              bfin_read16(DMA3_CONFIG)#define bfin_write_DMA3_CONFIG(val)          bfin_write16(DMA3_CONFIG,val)#define bfin_read_DMA3_NEXT_DESC_PTR()       bfin_read32(DMA3_NEXT_DESC_PTR)#define bfin_write_DMA3_NEXT_DESC_PTR(val)   bfin_write32(DMA3_NEXT_DESC_PTR,val)#define bfin_read_DMA3_START_ADDR()          bfin_read32(DMA3_START_ADDR)#define bfin_write_DMA3_START_ADDR(val)      bfin_write32(DMA3_START_ADDR,val)#define bfin_read_DMA3_X_COUNT()             bfin_read16(DMA3_X_COUNT)#define bfin_write_DMA3_X_COUNT(val)         bfin_write16(DMA3_X_COUNT,val)#define bfin_read_DMA3_Y_COUNT()             bfin_read16(DMA3_Y_COUNT)#define bfin_write_DMA3_Y_COUNT(val)         bfin_write16(DMA3_Y_COUNT,val)#define bfin_read_DMA3_X_MODIFY()            bfin_read16(DMA3_X_MODIFY)#define bfin_write_DMA3_X_MODIFY(val)        bfin_write16(DMA3_X_MODIFY,val)#define bfin_read_DMA3_Y_MODIFY()            bfin_read16(DMA3_Y_MODIFY)#define bfin_write_DMA3_Y_MODIFY(val)        bfin_write16(DMA3_Y_MODIFY,val)#define bfin_read_DMA3_CURR_DESC_PTR()       bfin_read32(DMA3_CURR_DESC_PTR)#define bfin_write_DMA3_CURR_DESC_PTR(val)   bfin_write32(DMA3_CURR_DESC_PTR,val)#define bfin_read_DMA3_CURR_ADDR()           bfin_read32(DMA3_CURR_ADDR)#define bfin_write_DMA3_CURR_ADDR(val)       bfin_write32(DMA3_CURR_ADDR,val)#define bfin_read_DMA3_CURR_X_COUNT()        bfin_read16(DMA3_CURR_X_COUNT)#define bfin_write_DMA3_CURR_X_COUNT(val)    bfin_write16(DMA3_CURR_X_COUNT,val)#define bfin_read_DMA3_CURR_Y_COUNT()        bfin_read16(DMA3_CURR_Y_COUNT)#define bfin_write_DMA3_CURR_Y_COUNT(val)    bfin_write16(DMA3_CURR_Y_COUNT,val)#define bfin_read_DMA3_IRQ_STATUS()          bfin_read16(DMA3_IRQ_STATUS)#define bfin_write_DMA3_IRQ_STATUS(val)      bfin_write16(DMA3_IRQ_STATUS,val)#define bfin_read_DMA3_PERIPHERAL_MAP()      bfin_read16(DMA3_PERIPHERAL_MAP)#define bfin_write_DMA3_PERIPHERAL_MAP(val)  bfin_write16(DMA3_PERIPHERAL_MAP,val)#define bfin_read_DMA4_CONFIG()              bfin_read16(DMA4_CONFIG)#define bfin_write_DMA4_CONFIG(val)          bfin_write16(DMA4_CONFIG,val)#define bfin_read_DMA4_NEXT_DESC_PTR()       bfin_read32(DMA4_NEXT_DESC_PTR)#define bfin_write_DMA4_NEXT_DESC_PTR(val)   bfin_write32(DMA4_NEXT_DESC_PTR,val)#define bfin_read_DMA4_START_ADDR()          bfin_read32(DMA4_START_ADDR)#define bfin_write_DMA4_START_ADDR(val)      bfin_write32(DMA4_START_ADDR,val)#define bfin_read_DMA4_X_COUNT()             bfin_read16(DMA4_X_COUNT)#define bfin_write_DMA4_X_COUNT(val)         bfin_write16(DMA4_X_COUNT,val)#define bfin_read_DMA4_Y_COUNT()             bfin_read16(DMA4_Y_COUNT)#define bfin_write_DMA4_Y_COUNT(val)         bfin_write16(DMA4_Y_COUNT,val)#define bfin_read_DMA4_X_MODIFY()            bfin_read16(DMA4_X_MODIFY)#define bfin_write_DMA4_X_MODIFY(val)        bfin_write16(DMA4_X_MODIFY,val)#define bfin_read_DMA4_Y_MODIFY()            bfin_read16(DMA4_Y_MODIFY)#define bfin_write_DMA4_Y_MODIFY(val)        bfin_write16(DMA4_Y_MODIFY,val)#define bfin_read_DMA4_CURR_DESC_PTR()       bfin_read32(DMA4_CURR_DESC_PTR)#define bfin_write_DMA4_CURR_DESC_PTR(val)   bfin_write32(DMA4_CURR_DESC_PTR,val)#define bfin_read_DMA4_CURR_ADDR()           bfin_read32(DMA4_CURR_ADDR)#define bfin_write_DMA4_CURR_ADDR(val)       bfin_write32(DMA4_CURR_ADDR,val)#define bfin_read_DMA4_CURR_X_COUNT()        bfin_read16(DMA4_CURR_X_COUNT)#define bfin_write_DMA4_CURR_X_COUNT(val)    bfin_write16(DMA4_CURR_X_COUNT,val)#define bfin_read_DMA4_CURR_Y_COUNT()        bfin_read16(DMA4_CURR_Y_COUNT)#define bfin_write_DMA4_CURR_Y_COUNT(val)    bfin_write16(DMA4_CURR_Y_COUNT,val)#define bfin_read_DMA4_IRQ_STATUS()          bfin_read16(DMA4_IRQ_STATUS)#define bfin_write_DMA4_IRQ_STATUS(val)      bfin_write16(DMA4_IRQ_STATUS,val)#define bfin_read_DMA4_PERIPHERAL_MAP()      bfin_read16(DMA4_PERIPHERAL_MAP)#define bfin_write_DMA4_PERIPHERAL_MAP(val)  bfin_write16(DMA4_PERIPHERAL_MAP,val)#define bfin_read_DMA5_CONFIG()              bfin_read16(DMA5_CONFIG)#define bfin_write_DMA5_CONFIG(val)          bfin_write16(DMA5_CONFIG,val)#define bfin_read_DMA5_NEXT_DESC_PTR()       bfin_read32(DMA5_NEXT_DESC_PTR)#define bfin_write_DMA5_NEXT_DESC_PTR(val)   bfin_write32(DMA5_NEXT_DESC_PTR,val)#define bfin_read_DMA5_START_ADDR()          bfin_read32(DMA5_START_ADDR)#define bfin_write_DMA5_START_ADDR(val)      bfin_write32(DMA5_START_ADDR,val)#define bfin_read_DMA5_X_COUNT()             bfin_read16(DMA5_X_COUNT)#define bfin_write_DMA5_X_COUNT(val)         bfin_write16(DMA5_X_COUNT,val)#define bfin_read_DMA5_Y_COUNT()             bfin_read16(DMA5_Y_COUNT)#define bfin_write_DMA5_Y_COUNT(val)         bfin_write16(DMA5_Y_COUNT,val)#define bfin_read_DMA5_X_MODIFY()            bfin_read16(DMA5_X_MODIFY)#define bfin_write_DMA5_X_MODIFY(val)        bfin_write16(DMA5_X_MODIFY,val)#define bfin_read_DMA5_Y_MODIFY()            bfin_read16(DMA5_Y_MODIFY)#define bfin_write_DMA5_Y_MODIFY(val)        bfin_write16(DMA5_Y_MODIFY,val)#define bfin_read_DMA5_CURR_DESC_PTR()       bfin_read32(DMA5_CURR_DESC_PTR)#define bfin_write_DMA5_CURR_DESC_PTR(val)   bfin_write32(DMA5_CURR_DESC_PTR,val)#define bfin_read_DMA5_CURR_ADDR()           bfin_read32(DMA5_CURR_ADDR)#define bfin_write_DMA5_CURR_ADDR(val)       bfin_write32(DMA5_CURR_ADDR,val)#define bfin_read_DMA5_CURR_X_COUNT()        bfin_read16(DMA5_CURR_X_COUNT)#define bfin_write_DMA5_CURR_X_COUNT(val)    bfin_write16(DMA5_CURR_X_COUNT,val)#define bfin_read_DMA5_CURR_Y_COUNT()        bfin_read16(DMA5_CURR_Y_COUNT)#define bfin_write_DMA5_CURR_Y_COUNT(val)    bfin_write16(DMA5_CURR_Y_COUNT,val)#define bfin_read_DMA5_IRQ_STATUS()          bfin_read16(DMA5_IRQ_STATUS)#define bfin_write_DMA5_IRQ_STATUS(val)      bfin_write16(DMA5_IRQ_STATUS,val)#define bfin_read_DMA5_PERIPHERAL_MAP()      bfin_read16(DMA5_PERIPHERAL_MAP)#define bfin_write_DMA5_PERIPHERAL_MAP(val)  bfin_write16(DMA5_PERIPHERAL_MAP,val)#define bfin_read_DMA6_CONFIG()              bfin_read16(DMA6_CONFIG)#define bfin_write_DMA6_CONFIG(val)          bfin_write16(DMA6_CONFIG,val)#define bfin_read_DMA6_NEXT_DESC_PTR()       bfin_read32(DMA6_NEXT_DESC_PTR)#define bfin_write_DMA6_NEXT_DESC_PTR(val)   bfin_write32(DMA6_NEXT_DESC_PTR,val)#define bfin_read_DMA6_START_ADDR()          bfin_read32(DMA6_START_ADDR)#define bfin_write_DMA6_START_ADDR(val)      bfin_write32(DMA6_START_ADDR,val)#define bfin_read_DMA6_X_COUNT()             bfin_read16(DMA6_X_COUNT)#define bfin_write_DMA6_X_COUNT(val)         bfin_write16(DMA6_X_COUNT,val)#define bfin_read_DMA6_Y_COUNT()             bfin_read16(DMA6_Y_COUNT)#define bfin_write_DMA6_Y_COUNT(val)         bfin_write16(DMA6_Y_COUNT,val)#define bfin_read_DMA6_X_MODIFY()            bfin_read16(DMA6_X_MODIFY)#define bfin_write_DMA6_X_MODIFY(val)        bfin_write16(DMA6_X_MODIFY,val)#define bfin_read_DMA6_Y_MODIFY()            bfin_read16(DMA6_Y_MODIFY)#define bfin_write_DMA6_Y_MODIFY(val)        bfin_write16(DMA6_Y_MODIFY,val)#define bfin_read_DMA6_CURR_DESC_PTR()       bfin_read32(DMA6_CURR_DESC_PTR)#define bfin_write_DMA6_CURR_DESC_PTR(val)   bfin_write32(DMA6_CURR_DESC_PTR,val)#define bfin_read_DMA6_CURR_ADDR()           bfin_read32(DMA6_CURR_ADDR)#define bfin_write_DMA6_CURR_ADDR(val)       bfin_write32(DMA6_CURR_ADDR,val)#define bfin_read_DMA6_CURR_X_COUNT()        bfin_read16(DMA6_CURR_X_COUNT)#define bfin_write_DMA6_CURR_X_COUNT(val)    bfin_write16(DMA6_CURR_X_COUNT,val)#define bfin_read_DMA6_CURR_Y_COUNT()        bfin_read16(DMA6_CURR_Y_COUNT)#define bfin_write_DMA6_CURR_Y_COUNT(val)    bfin_write16(DMA6_CURR_Y_COUNT,val)#define bfin_read_DMA6_IRQ_STATUS()          bfin_read16(DMA6_IRQ_STATUS)#define bfin_write_DMA6_IRQ_STATUS(val)      bfin_write16(DMA6_IRQ_STATUS,val)#define bfin_read_DMA6_PERIPHERAL_MAP()      bfin_read16(DMA6_PERIPHERAL_MAP)#define bfin_write_DMA6_PERIPHERAL_MAP(val)  bfin_write16(DMA6_PERIPHERAL_MAP,val)#define bfin_read_DMA7_CONFIG()              bfin_read16(DMA7_CONFIG)#define bfin_write_DMA7_CONFIG(val)          bfin_write16(DMA7_CONFIG,val)#define bfin_read_DMA7_NEXT_DESC_PTR()       bfin_read32(DMA7_NEXT_DESC_PTR)#define bfin_write_DMA7_NEXT_DESC_PTR(val)   bfin_write32(DMA7_NEXT_DESC_PTR,val)#define bfin_read_DMA7_START_ADDR()          bfin_read32(DMA7_START_ADDR)#define bfin_write_DMA7_START_ADDR(val)      bfin_write32(DMA7_START_ADDR,val)#define bfin_read_DMA7_X_COUNT()             bfin_read16(DMA7_X_COUNT)#define bfin_write_DMA7_X_COUNT(val)         bfin_write16(DMA7_X_COUNT,val)#define bfin_read_DMA7_Y_COUNT()             bfin_read16(DMA7_Y_COUNT)#define bfin_write_DMA7_Y_COUNT(val)         bfin_write16(DMA7_Y_COUNT,val)#define bfin_read_DMA7_X_MODIFY()            bfin_read16(DMA7_X_MODIFY)#define bfin_write_DMA7_X_MODIFY(val)        bfin_write16(DMA7_X_MODIFY,val)#define bfin_read_DMA7_Y_MODIFY()            bfin_read16(DMA7_Y_MODIFY)#define bfin_write_DMA7_Y_MODIFY(val)        bfin_write16(DMA7_Y_MODIFY,val)#define bfin_read_DMA7_CURR_DESC_PTR()       bfin_read32(DMA7_CURR_DESC_PTR)#define bfin_write_DMA7_CURR_DESC_PTR(val)   bfin_write32(DMA7_CURR_DESC_PTR,val)#define bfin_read_DMA7_CURR_ADDR()           bfin_read32(DMA7_CURR_ADDR)#define bfin_write_DMA7_CURR_ADDR(val)       bfin_write32(DMA7_CURR_ADDR,val)#define bfin_read_DMA7_CURR_X_COUNT()        bfin_read16(DMA7_CURR_X_COUNT)#define bfin_write_DMA7_CURR_X_COUNT(val)    bfin_write16(DMA7_CURR_X_COUNT,val)#define bfin_read_DMA7_CURR_Y_COUNT()        bfin_read16(DMA7_CURR_Y_COUNT)#define bfin_write_DMA7_CURR_Y_COUNT(val)    bfin_write16(DMA7_CURR_Y_COUNT,val)#define bfin_read_DMA7_IRQ_STATUS()          bfin_read16(DMA7_IRQ_STATUS)#define bfin_write_DMA7_IRQ_STATUS(val)      bfin_write16(DMA7_IRQ_STATUS,val)#define bfin_read_DMA7_PERIPHERAL_MAP()      bfin_read16(DMA7_PERIPHERAL_MAP)#define bfin_write_DMA7_PERIPHERAL_MAP(val)  bfin_write16(DMA7_PERIPHERAL_MAP,val)#define bfin_read_DMA8_CONFIG()              bfin_read16(DMA8_CONFIG)#define bfin_write_DMA8_CONFIG(val)          bfin_write16(DMA8_CONFIG,val)#define bfin_read_DMA8_NEXT_DESC_PTR()       bfin_read32(DMA8_NEXT_DESC_PTR)#define bfin_write_DMA8_NEXT_DESC_PTR(val)   bfin_write32(DMA8_NEXT_DESC_PTR,val)#define bfin_read_DMA8_START_ADDR()          bfin_read32(DMA8_START_ADDR)#define bfin_write_DMA8_START_ADDR(val)      bfin_write32(DMA8_START_ADDR,val)#define bfin_read_DMA8_X_COUNT()             bfin_read16(DMA8_X_COUNT)#define bfin_write_DMA8_X_COUNT(val)         bfin_write16(DMA8_X_COUNT,val)#define bfin_read_DMA8_Y_COUNT()             bfin_read16(DMA8_Y_COUNT)#define bfin_write_DMA8_Y_COUNT(val)         bfin_write16(DMA8_Y_COUNT,val)#define bfin_read_DMA8_X_MODIFY()            bfin_read16(DMA8_X_MODIFY)#define bfin_write_DMA8_X_MODIFY(val)        bfin_write16(DMA8_X_MODIFY,val)#define bfin_read_DMA8_Y_MODIFY()            bfin_read16(DMA8_Y_MODIFY)#define bfin_write_DMA8_Y_MODIFY(val)        bfin_write16(DMA8_Y_MODIFY,val)#define bfin_read_DMA8_CURR_DESC_PTR()       bfin_read32(DMA8_CURR_DESC_PTR)#define bfin_write_DMA8_CURR_DESC_PTR(val)   bfin_write32(DMA8_CURR_DESC_PTR,val)#define bfin_read_DMA8_CURR_ADDR()           bfin_read32(DMA8_CURR_ADDR)#define bfin_write_DMA8_CURR_ADDR(val)       bfin_write32(DMA8_CURR_ADDR,val)#define bfin_read_DMA8_CURR_X_COUNT()        bfin_read16(DMA8_CURR_X_COUNT)#define bfin_write_DMA8_CURR_X_COUNT(val)    bfin_write16(DMA8_CURR_X_COUNT,val)#define bfin_read_DMA8_CURR_Y_COUNT()        bfin_read16(DMA8_CURR_Y_COUNT)#define bfin_write_DMA8_CURR_Y_COUNT(val)    bfin_write16(DMA8_CURR_Y_COUNT,val)#define bfin_read_DMA8_IRQ_STATUS()          bfin_read16(DMA8_IRQ_STATUS)#define bfin_write_DMA8_IRQ_STATUS(val)      bfin_write16(DMA8_IRQ_STATUS,val)#define bfin_read_DMA8_PERIPHERAL_MAP()      bfin_read16(DMA8_PERIPHERAL_MAP)#define bfin_write_DMA8_PERIPHERAL_MAP(val)  bfin_write16(DMA8_PERIPHERAL_MAP,val)#define bfin_read_DMA9_CONFIG()              bfin_read16(DMA9_CONFIG)#define bfin_write_DMA9_CONFIG(val)          bfin_write16(DMA9_CONFIG,val)#define bfin_read_DMA9_NEXT_DESC_PTR()       bfin_read32(DMA9_NEXT_DESC_PTR)#define bfin_write_DMA9_NEXT_DESC_PTR(val)   bfin_write32(DMA9_NEXT_DESC_PTR,val)#define bfin_read_DMA9_START_ADDR()          bfin_read32(DMA9_START_ADDR)#define bfin_write_DMA9_START_ADDR(val)      bfin_write32(DMA9_START_ADDR,val)#define bfin_read_DMA9_X_COUNT()             bfin_read16(DMA9_X_COUNT)#define bfin_write_DMA9_X_COUNT(val)         bfin_write16(DMA9_X_COUNT,val)#define bfin_read_DMA9_Y_COUNT()             bfin_read16(DMA9_Y_COUNT)#define bfin_write_DMA9_Y_COUNT(val)         bfin_write16(DMA9_Y_COUNT,val)#define bfin_read_DMA9_X_MODIFY()            bfin_read16(DMA9_X_MODIFY)#define bfin_write_DMA9_X_MODIFY(val)        bfin_write16(DMA9_X_MODIFY,val)#define bfin_read_DMA9_Y_MODIFY()            bfin_read16(DMA9_Y_MODIFY)#define bfin_write_DMA9_Y_MODIFY(val)        bfin_write16(DMA9_Y_MODIFY,val)#define bfin_read_DMA9_CURR_DESC_PTR()       bfin_read32(DMA9_CURR_DESC_PTR)#define bfin_write_DMA9_CURR_DESC_PTR(val)   bfin_write32(DMA9_CURR_DESC_PTR,val)#define bfin_read_DMA9_CURR_ADDR()           bfin_read32(DMA9_CURR_ADDR)#define bfin_write_DMA9_CURR_ADDR(val)       bfin_write32(DMA9_CURR_ADDR,val)#define bfin_read_DMA9_CURR_X_COUNT()        bfin_read16(DMA9_CURR_X_COUNT)#define bfin_write_DMA9_CURR_X_COUNT(val)    bfin_write16(DMA9_CURR_X_COUNT,val)#define bfin_read_DMA9_CURR_Y_COUNT()        bfin_read16(DMA9_CURR_Y_COUNT)#define bfin_write_DMA9_CURR_Y_COUNT(val)    bfin_write16(DMA9_CURR_Y_COUNT,val)#define bfin_read_DMA9_IRQ_STATUS()          bfin_read16(DMA9_IRQ_STATUS)#define bfin_write_DMA9_IRQ_STATUS(val)      bfin_write16(DMA9_IRQ_STATUS,val)#define bfin_read_DMA9_PERIPHERAL_MAP()      bfin_read16(DMA9_PERIPHERAL_MAP)#define bfin_write_DMA9_PERIPHERAL_MAP(val)  bfin_write16(DMA9_PERIPHERAL_MAP,val)#define bfin_read_DMA10_CONFIG()             bfin_read16(DMA10_CONFIG)#define bfin_write_DMA10_CONFIG(val)         bfin_write16(DMA10_CONFIG,val)#define bfin_read_DMA10_NEXT_DESC_PTR()      bfin_read32(DMA10_NEXT_DESC_PTR)#define bfin_write_DMA10_NEXT_DESC_PTR(val)  bfin_write32(DMA10_NEXT_DESC_PTR,val)#define bfin_read_DMA10_START_ADDR()         bfin_read32(DMA10_START_ADDR)#define bfin_write_DMA10_START_ADDR(val)     bfin_write32(DMA10_START_ADDR,val)#define bfin_read_DMA10_X_COUNT()            bfin_read16(DMA10_X_COUNT)#define bfin_write_DMA10_X_COUNT(val)        bfin_write16(DMA10_X_COUNT,val)#define bfin_read_DMA10_Y_COUNT()            bfin_read16(DMA10_Y_COUNT)#define bfin_write_DMA10_Y_COUNT(val)        bfin_write16(DMA10_Y_COUNT,val)#define bfin_read_DMA10_X_MODIFY()           bfin_read16(DMA10_X_MODIFY)#define bfin_write_DMA10_X_MODIFY(val)       bfin_write16(DMA10_X_MODIFY,val)#define bfin_read_DMA10_Y_MODIFY()           bfin_read16(DMA10_Y_MODIFY)#define bfin_write_DMA10_Y_MODIFY(val)       bfin_write16(DMA10_Y_MODIFY,val)#define bfin_read_DMA10_CURR_DESC_PTR()      bfin_read32(DMA10_CURR_DESC_PTR)#define bfin_write_DMA10_CURR_DESC_PTR(val)  bfin_write32(DMA10_CURR_DESC_PTR,val)#define bfin_read_DMA10_CURR_ADDR()          bfin_read32(DMA10_CURR_ADDR)#define bfin_write_DMA10_CURR_ADDR(val)      bfin_write32(DMA10_CURR_ADDR,val)#define bfin_read_DMA10_CURR_X_COUNT()       bfin_read16(DMA10_CURR_X_COUNT)#define bfin_write_DMA10_CURR_X_COUNT(val)   bfin_write16(DMA10_CURR_X_COUNT,val)#define bfin_read_DMA10_CURR_Y_COUNT()       bfin_read16(DMA10_CURR_Y_COUNT)#define bfin_write_DMA10_CURR_Y_COUNT(val)   bfin_write16(DMA10_CURR_Y_COUNT,val)#define bfin_read_DMA10_IRQ_STATUS()         bfin_read16(DMA10_IRQ_STATUS)#define bfin_write_DMA10_IRQ_STATUS(val)     bfin_write16(DMA10_IRQ_STATUS,val)#define bfin_read_DMA10_PERIPHERAL_MAP()     bfin_read16(DMA10_PERIPHERAL_MAP)#define bfin_write_DMA10_PERIPHERAL_MAP(val) bfin_write16(DMA10_PERIPHERAL_MAP,val)#define bfin_read_DMA11_CONFIG()             bfin_read16(DMA11_CONFIG)#define bfin_write_DMA11_CONFIG(val)         bfin_write16(DMA11_CONFIG,val)#define bfin_read_DMA11_NEXT_DESC_PTR()      bfin_read32(DMA11_NEXT_DESC_PTR)#define bfin_write_DMA11_NEXT_DESC_PTR(val)  bfin_write32(DMA11_NEXT_DESC_PTR,val)#define bfin_read_DMA11_START_ADDR()         bfin_read32(DMA11_START_ADDR)#define bfin_write_DMA11_START_ADDR(val)     bfin_write32(DMA11_START_ADDR,val)#define bfin_read_DMA11_X_COUNT()            bfin_read16(DMA11_X_COUNT)#define bfin_write_DMA11_X_COUNT(val)        bfin_write16(DMA11_X_COUNT,val)#define bfin_read_DMA11_Y_COUNT()            bfin_read16(DMA11_Y_COUNT)#define bfin_write_DMA11_Y_COUNT(val)        bfin_write16(DMA11_Y_COUNT,val)#define bfin_read_DMA11_X_MODIFY()           bfin_read16(DMA11_X_MODIFY)#define bfin_write_DMA11_X_MODIFY(val)       bfin_write16(DMA11_X_MODIFY,val)#define bfin_read_DMA11_Y_MODIFY()           bfin_read16(DMA11_Y_MODIFY)#define bfin_write_DMA11_Y_MODIFY(val)       bfin_write16(DMA11_Y_MODIFY,val)#define bfin_read_DMA11_CURR_DESC_PTR()      bfin_read32(DMA11_CURR_DESC_PTR)#define bfin_write_DMA11_CURR_DESC_PTR(val)  bfin_write32(DMA11_CURR_DESC_PTR,val)#define bfin_read_DMA11_CURR_ADDR()          bfin_read32(DMA11_CURR_ADDR)#define bfin_write_DMA11_CURR_ADDR(val)      bfin_write32(DMA11_CURR_ADDR,val)#define bfin_read_DMA11_CURR_X_COUNT()       bfin_read16(DMA11_CURR_X_COUNT)#define bfin_write_DMA11_CURR_X_COUNT(val)   bfin_write16(DMA11_CURR_X_COUNT,val)#define bfin_read_DMA11_CURR_Y_COUNT()       bfin_read16(DMA11_CURR_Y_COUNT)#define bfin_write_DMA11_CURR_Y_COUNT(val)   bfin_write16(DMA11_CURR_Y_COUNT,val)#define bfin_read_DMA11_IRQ_STATUS()         bfin_read16(DMA11_IRQ_STATUS)#define bfin_write_DMA11_IRQ_STATUS(val)     bfin_write16(DMA11_IRQ_STATUS,val)#define bfin_read_DMA11_PERIPHERAL_MAP()     bfin_read16(DMA11_PERIPHERAL_MAP)#define bfin_write_DMA11_PERIPHERAL_MAP(val) bfin_write16(DMA11_PERIPHERAL_MAP,val)#define bfin_read_MDMA_D0_CONFIG()           bfin_read16(MDMA_D0_CONFIG)#define bfin_write_MDMA_D0_CONFIG(val)       bfin_write16(MDMA_D0_CONFIG,val)#define bfin_read_MDMA_D0_NEXT_DESC_PTR()    bfin_read32(MDMA_D0_NEXT_DESC_PTR)#define bfin_write_MDMA_D0_NEXT_DESC_PTR(val) bfin_write32(MDMA_D0_NEXT_DESC_PTR,val)#define bfin_read_MDMA_D0_START_ADDR()       bfin_read32(MDMA_D0_START_ADDR)#define bfin_write_MDMA_D0_START_ADDR(val)   bfin_write32(MDMA_D0_START_ADDR,val)#define bfin_read_MDMA_D0_X_COUNT()          bfin_read16(MDMA_D0_X_COUNT)#define bfin_write_MDMA_D0_X_COUNT(val)      bfin_write16(MDMA_D0_X_COUNT,val)#define bfin_read_MDMA_D0_Y_COUNT()          bfin_read16(MDMA_D0_Y_COUNT)#define bfin_write_MDMA_D0_Y_COUNT(val)      bfin_write16(MDMA_D0_Y_COUNT,val)#define bfin_read_MDMA_D0_X_MODIFY()         bfin_read16(MDMA_D0_X_MODIFY)#define bfin_write_MDMA_D0_X_MODIFY(val)     bfin_write16(MDMA_D0_X_MODIFY,val)#define bfin_read_MDMA_D0_Y_MODIFY()         bfin_read16(MDMA_D0_Y_MODIFY)#define bfin_write_MDMA_D0_Y_MODIFY(val)     bfin_write16(MDMA_D0_Y_MODIFY,val)#define bfin_read_MDMA_D0_CURR_DESC_PTR()    bfin_read32(MDMA_D0_CURR_DESC_PTR)#define bfin_write_MDMA_D0_CURR_DESC_PTR(val) bfin_write32(MDMA_D0_CURR_DESC_PTR,val)#define bfin_read_MDMA_D0_CURR_ADDR()        bfin_read32(MDMA_D0_CURR_ADDR)#define bfin_write_MDMA_D0_CURR_ADDR(val)    bfin_write32(MDMA_D0_CURR_ADDR,val)#define bfin_read_MDMA_D0_CURR_X_COUNT()     bfin_read16(MDMA_D0_CURR_X_COUNT)#define bfin_write_MDMA_D0_CURR_X_COUNT(val) bfin_write16(MDMA_D0_CURR_X_COUNT,val)#define bfin_read_MDMA_D0_CURR_Y_COUNT()     bfin_read16(MDMA_D0_CURR_Y_COUNT)#define bfin_write_MDMA_D0_CURR_Y_COUNT(val) bfin_write16(MDMA_D0_CURR_Y_COUNT,val)#define bfin_read_MDMA_D0_IRQ_STATUS()       bfin_read16(MDMA_D0_IRQ_STATUS)#define bfin_write_MDMA_D0_IRQ_STATUS(val)   bfin_write16(MDMA_D0_IRQ_STATUS,val)#define bfin_read_MDMA_D0_PERIPHERAL_MAP()   bfin_read16(MDMA_D0_PERIPHERAL_MAP)#define bfin_write_MDMA_D0_PERIPHERAL_MAP(val) bfin_write16(MDMA_D0_PERIPHERAL_MAP,val)#define bfin_read_MDMA_S0_CONFIG()           bfin_read16(MDMA_S0_CONFIG)#define bfin_write_MDMA_S0_CONFIG(val)       bfin_write16(MDMA_S0_CONFIG,val)#define bfin_read_MDMA_S0_NEXT_DESC_PTR()    bfin_read32(MDMA_S0_NEXT_DESC_PTR)#define bfin_write_MDMA_S0_NEXT_DESC_PTR(val) bfin_write32(MDMA_S0_NEXT_DESC_PTR,val)#define bfin_read_MDMA_S0_START_ADDR()       bfin_read32(MDMA_S0_START_ADDR)#define bfin_write_MDMA_S0_START_ADDR(val)   bfin_write32(MDMA_S0_START_ADDR,val)#define bfin_read_MDMA_S0_X_COUNT()          bfin_read16(MDMA_S0_X_COUNT)#define bfin_write_MDMA_S0_X_COUNT(val)      bfin_write16(MDMA_S0_X_COUNT,val)#define bfin_read_MDMA_S0_Y_COUNT()          bfin_read16(MDMA_S0_Y_COUNT)#define bfin_write_MDMA_S0_Y_COUNT(val)      bfin_write16(MDMA_S0_Y_COUNT,val)#define bfin_read_MDMA_S0_X_MODIFY()         bfin_read16(MDMA_S0_X_MODIFY)#define bfin_write_MDMA_S0_X_MODIFY(val)     bfin_write16(MDMA_S0_X_MODIFY,val)#define bfin_read_MDMA_S0_Y_MODIFY()         bfin_read16(MDMA_S0_Y_MODIFY)#define bfin_write_MDMA_S0_Y_MODIFY(val)     bfin_write16(MDMA_S0_Y_MODIFY,val)#define bfin_read_MDMA_S0_CURR_DESC_PTR()    bfin_read32(MDMA_S0_CURR_DESC_PTR)#define bfin_write_MDMA_S0_CURR_DESC_PTR(val) bfin_write32(MDMA_S0_CURR_DESC_PTR,val)#define bfin_read_MDMA_S0_CURR_ADDR()        bfin_read32(MDMA_S0_CURR_ADDR)#define bfin_write_MDMA_S0_CURR_ADDR(val)    bfin_write32(MDMA_S0_CURR_ADDR,val)#define bfin_read_MDMA_S0_CURR_X_COUNT()     bfin_read16(MDMA_S0_CURR_X_COUNT)#define bfin_write_MDMA_S0_CURR_X_COUNT(val) bfin_write16(MDMA_S0_CURR_X_COUNT,val)#define bfin_read_MDMA_S0_CURR_Y_COUNT()     bfin_read16(MDMA_S0_CURR_Y_COUNT)#define bfin_write_MDMA_S0_CURR_Y_COUNT(val) bfin_write16(MDMA_S0_CURR_Y_COUNT,val)#define bfin_read_MDMA_S0_IRQ_STATUS()       bfin_read16(MDMA_S0_IRQ_STATUS)#define bfin_write_MDMA_S0_IRQ_STATUS(val)   bfin_write16(MDMA_S0_IRQ_STATUS,val)#define bfin_read_MDMA_S0_PERIPHERAL_MAP()   bfin_read16(MDMA_S0_PERIPHERAL_MAP)#define bfin_write_MDMA_S0_PERIPHERAL_MAP(val) bfin_write16(MDMA_S0_PERIPHERAL_MAP,val)#define bfin_read_MDMA_D1_CONFIG()           bfin_read16(MDMA_D1_CONFIG)#define bfin_write_MDMA_D1_CONFIG(val)       bfin_write16(MDMA_D1_CONFIG,val)#define bfin_read_MDMA_D1_NEXT_DESC_PTR()    bfin_read32(MDMA_D1_NEXT_DESC_PTR)#define bfin_write_MDMA_D1_NEXT_DESC_PTR(val) bfin_write32(MDMA_D1_NEXT_DESC_PTR,val)#define bfin_read_MDMA_D1_START_ADDR()       bfin_read32(MDMA_D1_START_ADDR)#define bfin_write_MDMA_D1_START_ADDR(val)   bfin_write32(MDMA_D1_START_ADDR,val)#define bfin_read_MDMA_D1_X_COUNT()          bfin_read16(MDMA_D1_X_COUNT)#define bfin_write_MDMA_D1_X_COUNT(val)      bfin_write16(MDMA_D1_X_COUNT,val)#define bfin_read_MDMA_D1_Y_COUNT()          bfin_read16(MDMA_D1_Y_COUNT)#define bfin_write_MDMA_D1_Y_COUNT(val)      bfin_write16(MDMA_D1_Y_COUNT,val)#define bfin_read_MDMA_D1_X_MODIFY()         bfin_read16(MDMA_D1_X_MODIFY)#define bfin_write_MDMA_D1_X_MODIFY(val)     bfin_write16(MDMA_D1_X_MODIFY,val)#define bfin_read_MDMA_D1_Y_MODIFY()         bfin_read16(MDMA_D1_Y_MODIFY)#define bfin_write_MDMA_D1_Y_MODIFY(val)     bfin_write16(MDMA_D1_Y_MODIFY,val)#define bfin_read_MDMA_D1_CURR_DESC_PTR()    bfin_read32(MDMA_D1_CURR_DESC_PTR)#define bfin_write_MDMA_D1_CURR_DESC_PTR(val) bfin_write32(MDMA_D1_CURR_DESC_PTR,val)#define bfin_read_MDMA_D1_CURR_ADDR()        bfin_read32(MDMA_D1_CURR_ADDR)#define bfin_write_MDMA_D1_CURR_ADDR(val)    bfin_write32(MDMA_D1_CURR_ADDR,val)#define bfin_read_MDMA_D1_CURR_X_COUNT()     bfin_read16(MDMA_D1_CURR_X_COUNT)#define bfin_write_MDMA_D1_CURR_X_COUNT(val) bfin_write16(MDMA_D1_CURR_X_COUNT,val)#define bfin_read_MDMA_D1_CURR_Y_COUNT()     bfin_read16(MDMA_D1_CURR_Y_COUNT)#define bfin_write_MDMA_D1_CURR_Y_COUNT(val) bfin_write16(MDMA_D1_CURR_Y_COUNT,val)#define bfin_read_MDMA_D1_IRQ_STATUS()       bfin_read16(MDMA_D1_IRQ_STATUS)#define bfin_write_MDMA_D1_IRQ_STATUS(val)   bfin_write16(MDMA_D1_IRQ_STATUS,val)#define bfin_read_MDMA_D1_PERIPHERAL_MAP()   bfin_read16(MDMA_D1_PERIPHERAL_MAP)#define bfin_write_MDMA_D1_PERIPHERAL_MAP(val) bfin_write16(MDMA_D1_PERIPHERAL_MAP,val)#define bfin_read_MDMA_S1_CONFIG()           bfin_read16(MDMA_S1_CONFIG)#define bfin_write_MDMA_S1_CONFIG(val)       bfin_write16(MDMA_S1_CONFIG,val)#define bfin_read_MDMA_S1_NEXT_DESC_PTR()    bfin_read32(MDMA_S1_NEXT_DESC_PTR)#define bfin_write_MDMA_S1_NEXT_DESC_PTR(val) bfin_write32(MDMA_S1_NEXT_DESC_PTR,val)#define bfin_read_MDMA_S1_START_ADDR()       bfin_read32(MDMA_S1_START_ADDR)#define bfin_write_MDMA_S1_START_ADDR(val)   bfin_write32(MDMA_S1_START_ADDR,val)#define bfin_read_MDMA_S1_X_COUNT()          bfin_read16(MDMA_S1_X_COUNT)#define bfin_write_MDMA_S1_X_COUNT(val)      bfin_write16(MDMA_S1_X_COUNT,val)#define bfin_read_MDMA_S1_Y_COUNT()          bfin_read16(MDMA_S1_Y_COUNT)#define bfin_write_MDMA_S1_Y_COUNT(val)      bfin_write16(MDMA_S1_Y_COUNT,val)#define bfin_read_MDMA_S1_X_MODIFY()         bfin_read16(MDMA_S1_X_MODIFY)#define bfin_write_MDMA_S1_X_MODIFY(val)     bfin_write16(MDMA_S1_X_MODIFY,val)#define bfin_read_MDMA_S1_Y_MODIFY()         bfin_read16(MDMA_S1_Y_MODIFY)#define bfin_write_MDMA_S1_Y_MODIFY(val)     bfin_write16(MDMA_S1_Y_MODIFY,val)#define bfin_read_MDMA_S1_CURR_DESC_PTR()    bfin_read32(MDMA_S1_CURR_DESC_PTR)#define bfin_write_MDMA_S1_CURR_DESC_PTR(val) bfin_write32(MDMA_S1_CURR_DESC_PTR,val)#define bfin_read_MDMA_S1_CURR_ADDR()        bfin_read32(MDMA_S1_CURR_ADDR)#define bfin_write_MDMA_S1_CURR_ADDR(val)    bfin_write32(MDMA_S1_CURR_ADDR,val)#define bfin_read_MDMA_S1_CURR_X_COUNT()     bfin_read16(MDMA_S1_CURR_X_COUNT)#define bfin_write_MDMA_S1_CURR_X_COUNT(val) bfin_write16(MDMA_S1_CURR_X_COUNT,val)#define bfin_read_MDMA_S1_CURR_Y_COUNT()     bfin_read16(MDMA_S1_CURR_Y_COUNT)#define bfin_write_MDMA_S1_CURR_Y_COUNT(val) bfin_write16(MDMA_S1_CURR_Y_COUNT,val)#define bfin_read_MDMA_S1_IRQ_STATUS()       bfin_read16(MDMA_S1_IRQ_STATUS)#define bfin_write_MDMA_S1_IRQ_STATUS(val)   bfin_write16(MDMA_S1_IRQ_STATUS,val)#define bfin_read_MDMA_S1_PERIPHERAL_MAP()   bfin_read16(MDMA_S1_PERIPHERAL_MAP)#define bfin_write_MDMA_S1_PERIPHERAL_MAP(val) bfin_write16(MDMA_S1_PERIPHERAL_MAP,val)/* Parallel Peripheral Interface (0xFFC01000 - 0xFFC010FF)							*/#define bfin_read_PPI_CONTROL()              bfin_read16(PPI_CONTROL)#define bfin_write_PPI_CONTROL(val)          bfin_write16(PPI_CONTROL,val)#define bfin_read_PPI_STATUS()               bfin_read16(PPI_STATUS)#define bfin_write_PPI_STATUS(val)           bfin_write16(PPI_STATUS,val)#define bfin_clear_PPI_STATUS()              bfin_write_PPI_STATUS(0xFFFF)#define bfin_read_PPI_DELAY()                bfin_read16(PPI_DELAY)#define bfin_write_PPI_DELAY(val)            bfin_write16(PPI_DELAY,val)#define bfin_read_PPI_COUNT()                bfin_read16(PPI_COUNT)#define bfin_write_PPI_COUNT(val)            bfin_write16(PPI_COUNT,val)#define bfin_read_PPI_FRAME()                bfin_read16(PPI_FRAME)#define bfin_write_PPI_FRAME(val)            bfin_write16(PPI_FRAME,val)/* Two-Wire Interface (0xFFC01400 - 0xFFC014FF) *//* General Purpose I/O Port G (0xFFC01500 - 0xFFC015FF)								*/#define bfin_read_PORTGIO()                  bfin_read16(PORTGIO)#define bfin_write_PORTGIO(val)              bfin_write16(PORTGIO,val)#define bfin_read_PORTGIO_CLEAR()            bfin_read16(PORTGIO_CLEAR)#define bfin_write_PORTGIO_CLEAR(val)        bfin_write16(PORTGIO_CLEAR,val)#define bfin_read_PORTGIO_SET()              bfin_read16(PORTGIO_SET)#define bfin_write_PORTGIO_SET(val)          bfin_write16(PORTGIO_SET,val)#define bfin_read_PORTGIO_TOGGLE()           bfin_read16(PORTGIO_TOGGLE)#define bfin_write_PORTGIO_TOGGLE(val)       bfin_write16(PORTGIO_TOGGLE,val)#define bfin_read_PORTGIO_MASKA()            bfin_read16(PORTGIO_MASKA)#define bfin_write_PORTGIO_MASKA(val)        bfin_write16(PORTGIO_MASKA,val)#define bfin_read_PORTGIO_MASKA_CLEAR()      bfin_read16(PORTGIO_MASKA_CLEAR)#define bfin_write_PORTGIO_MASKA_CLEAR(val)  bfin_write16(PORTGIO_MASKA_CLEAR,val)#define bfin_read_PORTGIO_MASKA_SET()        bfin_read16(PORTGIO_MASKA_SET)#define bfin_write_PORTGIO_MASKA_SET(val)    bfin_write16(PORTGIO_MASKA_SET,val)#define bfin_read_PORTGIO_MASKA_TOGGLE()     bfin_read16(PORTGIO_MASKA_TOGGLE)#define bfin_write_PORTGIO_MASKA_TOGGLE(val) bfin_write16(PORTGIO_MASKA_TOGGLE,val)#define bfin_read_PORTGIO_MASKB()            bfin_read16(PORTGIO_MASKB)#define bfin_write_PORTGIO_MASKB(val)        bfin_write16(PORTGIO_MASKB,val)#define bfin_read_PORTGIO_MASKB_CLEAR()      bfin_read16(PORTGIO_MASKB_CLEAR)#define bfin_write_PORTGIO_MASKB_CLEAR(val)  bfin_write16(PORTGIO_MASKB_CLEAR,val)#define bfin_read_PORTGIO_MASKB_SET()        bfin_read16(PORTGIO_MASKB_SET)#define bfin_write_PORTGIO_MASKB_SET(val)    bfin_write16(PORTGIO_MASKB_SET,val)#define bfin_read_PORTGIO_MASKB_TOGGLE()     bfin_read16(PORTGIO_MASKB_TOGGLE)#define bfin_write_PORTGIO_MASKB_TOGGLE(val) bfin_write16(PORTGIO_MASKB_TOGGLE,val)#define bfin_read_PORTGIO_DIR()              bfin_read16(PORTGIO_DIR)#define bfin_write_PORTGIO_DIR(val)          bfin_write16(PORTGIO_DIR,val)#define bfin_read_PORTGIO_POLAR()            bfin_read16(PORTGIO_POLAR)#define bfin_write_PORTGIO_POLAR(val)        bfin_write16(PORTGIO_POLAR,val)#define bfin_read_PORTGIO_EDGE()             bfin_read16(PORTGIO_EDGE)#define bfin_write_PORTGIO_EDGE(val)         bfin_write16(PORTGIO_EDGE,val)#define bfin_read_PORTGIO_BOTH()             bfin_read16(PORTGIO_BOTH)#define bfin_write_PORTGIO_BOTH(val)         bfin_write16(PORTGIO_BOTH,val)#define bfin_read_PORTGIO_INEN()             bfin_read16(PORTGIO_INEN)#define bfin_write_PORTGIO_INEN(val)         bfin_write16(PORTGIO_INEN,val)/* General Purpose I/O Port H (0xFFC01700 - 0xFFC017FF)								*/#define bfin_read_PORTHIO()                  bfin_read16(PORTHIO)#define bfin_write_PORTHIO(val)              bfin_write16(PORTHIO,val)#define bfin_read_PORTHIO_CLEAR()            bfin_read16(PORTHIO_CLEAR)#define bfin_write_PORTHIO_CLEAR(val)        bfin_write16(PORTHIO_CLEAR,val)#define bfin_read_PORTHIO_SET()              bfin_read16(PORTHIO_SET)#define bfin_write_PORTHIO_SET(val)          bfin_write16(PORTHIO_SET,val)#define bfin_read_PORTHIO_TOGGLE()           bfin_read16(PORTHIO_TOGGLE)#define bfin_write_PORTHIO_TOGGLE(val)       bfin_write16(PORTHIO_TOGGLE,val)#define bfin_read_PORTHIO_MASKA()            bfin_read16(PORTHIO_MASKA)#define bfin_write_PORTHIO_MASKA(val)        bfin_write16(PORTHIO_MASKA,val)#define bfin_read_PORTHIO_MASKA_CLEAR()      bfin_read16(PORTHIO_MASKA_CLEAR)#define bfin_write_PORTHIO_MASKA_CLEAR(val)  bfin_write16(PORTHIO_MASKA_CLEAR,val)#define bfin_read_PORTHIO_MASKA_SET()        bfin_read16(PORTHIO_MASKA_SET)#define bfin_write_PORTHIO_MASKA_SET(val)    bfin_write16(PORTHIO_MASKA_SET,val)#define bfin_read_PORTHIO_MASKA_TOGGLE()     bfin_read16(PORTHIO_MASKA_TOGGLE)#define bfin_write_PORTHIO_MASKA_TOGGLE(val) bfin_write16(PORTHIO_MASKA_TOGGLE,val)#define bfin_read_PORTHIO_MASKB()            bfin_read16(PORTHIO_MASKB)#define bfin_write_PORTHIO_MASKB(val)        bfin_write16(PORTHIO_MASKB,val)#define bfin_read_PORTHIO_MASKB_CLEAR()      bfin_read16(PORTHIO_MASKB_CLEAR)#define bfin_write_PORTHIO_MASKB_CLEAR(val)  bfin_write16(PORTHIO_MASKB_CLEAR,val)#define bfin_read_PORTHIO_MASKB_SET()        bfin_read16(PORTHIO_MASKB_SET)#define bfin_write_PORTHIO_MASKB_SET(val)    bfin_write16(PORTHIO_MASKB_SET,val)#define bfin_read_PORTHIO_MASKB_TOGGLE()     bfin_read16(PORTHIO_MASKB_TOGGLE)#define bfin_write_PORTHIO_MASKB_TOGGLE(val) bfin_write16(PORTHIO_MASKB_TOGGLE,val)#define bfin_read_PORTHIO_DIR()              bfin_read16(PORTHIO_DIR)#define bfin_write_PORTHIO_DIR(val)          bfin_write16(PORTHIO_DIR,val)#define bfin_read_PORTHIO_POLAR()            bfin_read16(PORTHIO_POLAR)#define bfin_write_PORTHIO_POLAR(val)        bfin_write16(PORTHIO_POLAR,val)#define bfin_read_PORTHIO_EDGE()             bfin_read16(PORTHIO_EDGE)#define bfin_write_PORTHIO_EDGE(val)         bfin_write16(PORTHIO_EDGE,val)#define bfin_read_PORTHIO_BOTH()             bfin_read16(PORTHIO_BOTH)#define bfin_write_PORTHIO_BOTH(val)         bfin_write16(PORTHIO_BOTH,val)#define bfin_read_PORTHIO_INEN()             bfin_read16(PORTHIO_INEN)#define bfin_write_PORTHIO_INEN(val)         bfin_write16(PORTHIO_INEN,val)/* UART1 Controller		(0xFFC02000 - 0xFFC020FF)								*/#define bfin_read_UART1_THR()                bfin_read16(UART1_THR)#define bfin_write_UART1_THR(val)            bfin_write16(UART1_THR,val)#define bfin_read_UART1_RBR()                bfin_read16(UART1_RBR)#define bfin_write_UART1_RBR(val)            bfin_write16(UART1_RBR,val)#define bfin_read_UART1_DLL()                bfin_read16(UART1_DLL)#define bfin_write_UART1_DLL(val)            bfin_write16(UART1_DLL,val)#define bfin_read_UART1_IER()                bfin_read16(UART1_IER)#define bfin_write_UART1_IER(val)            bfin_write16(UART1_IER,val)#define bfin_read_UART1_DLH()                bfin_read16(UART1_DLH)#define bfin_write_UART1_DLH(val)            bfin_write16(UART1_DLH,val)#define bfin_read_UART1_IIR()                bfin_read16(UART1_IIR)#define bfin_write_UART1_IIR(val)            bfin_write16(UART1_IIR,val)#define bfin_read_UART1_LCR()                bfin_read16(UART1_LCR)#define bfin_write_UART1_LCR(val)            bfin_write16(UART1_LCR,val)#define bfin_read_UART1_MCR()                bfin_read16(UART1_MCR)#define bfin_write_UART1_MCR(val)            bfin_write16(UART1_MCR,val)#define bfin_read_UART1_LSR()                bfin_read16(UART1_LSR)#define bfin_write_UART1_LSR(val)            bfin_write16(UART1_LSR,val)#define bfin_read_UART1_MSR()                bfin_read16(UART1_MSR)#define bfin_write_UART1_MSR(val)            bfin_write16(UART1_MSR,val)#define bfin_read_UART1_SCR()                bfin_read16(UART1_SCR)#define bfin_write_UART1_SCR(val)            bfin_write16(UART1_SCR,val)#define bfin_read_UART1_GCTL()               bfin_read16(UART1_GCTL)#define bfin_write_UART1_GCTL(val)           bfin_write16(UART1_GCTL,val)/* CAN Controller		(0xFFC02A00 - 0xFFC02FFF)								*//* For Mailboxes 0-15 */#define bfin_read_CAN_MC1()                  bfin_read16(CAN_MC1)#define bfin_write_CAN_MC1(val)              bfin_write16(CAN_MC1,val)#define bfin_read_CAN_MD1()                  bfin_read16(CAN_MD1)#define bfin_write_CAN_MD1(val)              bfin_write16(CAN_MD1,val)#define bfin_read_CAN_TRS1()                 bfin_read16(CAN_TRS1)#define bfin_write_CAN_TRS1(val)             bfin_write16(CAN_TRS1,val)#define bfin_read_CAN_TRR1()                 bfin_read16(CAN_TRR1)#define bfin_write_CAN_TRR1(val)             bfin_write16(CAN_TRR1,val)#define bfin_read_CAN_TA1()                  bfin_read16(CAN_TA1)#define bfin_write_CAN_TA1(val)              bfin_write16(CAN_TA1,val)#define bfin_read_CAN_AA1()                  bfin_read16(CAN_AA1)#define bfin_write_CAN_AA1(val)              bfin_write16(CAN_AA1,val)#define bfin_read_CAN_RMP1()                 bfin_read16(CAN_RMP1)#define bfin_write_CAN_RMP1(val)             bfin_write16(CAN_RMP1,val)#define bfin_read_CAN_RML1()                 bfin_read16(CAN_RML1)#define bfin_write_CAN_RML1(val)             bfin_write16(CAN_RML1,val)#define bfin_read_CAN_MBTIF1()               bfin_read16(CAN_MBTIF1)#define bfin_write_CAN_MBTIF1(val)           bfin_write16(CAN_MBTIF1,val)#define bfin_read_CAN_MBRIF1()               bfin_read16(CAN_MBRIF1)#define bfin_write_CAN_MBRIF1(val)           bfin_write16(CAN_MBRIF1,val)#define bfin_read_CAN_MBIM1()                bfin_read16(CAN_MBIM1)#define bfin_write_CAN_MBIM1(val)            bfin_write16(CAN_MBIM1,val)#define bfin_read_CAN_RFH1()                 bfin_read16(CAN_RFH1)#define bfin_write_CAN_RFH1(val)             bfin_write16(CAN_RFH1,val)#define bfin_read_CAN_OPSS1()                bfin_read16(CAN_OPSS1)#define bfin_write_CAN_OPSS1(val)            bfin_write16(CAN_OPSS1,val)/* For Mailboxes 16-31 */#define bfin_read_CAN_MC2()                  bfin_read16(CAN_MC2)#define bfin_write_CAN_MC2(val)              bfin_write16(CAN_MC2,val)#define bfin_read_CAN_MD2()                  bfin_read16(CAN_MD2)#define bfin_write_CAN_MD2(val)              bfin_write16(CAN_MD2,val)#define bfin_read_CAN_TRS2()                 bfin_read16(CAN_TRS2)#define bfin_write_CAN_TRS2(val)             bfin_write16(CAN_TRS2,val)#define bfin_read_CAN_TRR2()                 bfin_read16(CAN_TRR2)#define bfin_write_CAN_TRR2(val)             bfin_write16(CAN_TRR2,val)#define bfin_read_CAN_TA2()                  bfin_read16(CAN_TA2)#define bfin_write_CAN_TA2(val)              bfin_write16(CAN_TA2,val)#define bfin_read_CAN_AA2()                  bfin_read16(CAN_AA2)#define bfin_write_CAN_AA2(val)              bfin_write16(CAN_AA2,val)#define bfin_read_CAN_RMP2()                 bfin_read16(CAN_RMP2)#define bfin_write_CAN_RMP2(val)             bfin_write16(CAN_RMP2,val)#define bfin_read_CAN_RML2()                 bfin_read16(CAN_RML2)#define bfin_write_CAN_RML2(val)             bfin_write16(CAN_RML2,val)#define bfin_read_CAN_MBTIF2()               bfin_read16(CAN_MBTIF2)#define bfin_write_CAN_MBTIF2(val)           bfin_write16(CAN_MBTIF2,val)#define bfin_read_CAN_MBRIF2()               bfin_read16(CAN_MBRIF2)#define bfin_write_CAN_MBRIF2(val)           bfin_write16(CAN_MBRIF2,val)#define bfin_read_CAN_MBIM2()                bfin_read16(CAN_MBIM2)#define bfin_write_CAN_MBIM2(val)            bfin_write16(CAN_MBIM2,val)#define bfin_read_CAN_RFH2()                 bfin_read16(CAN_RFH2)#define bfin_write_CAN_RFH2(val)             bfin_write16(CAN_RFH2,val)#define bfin_read_CAN_OPSS2()                bfin_read16(CAN_OPSS2)#define bfin_write_CAN_OPSS2(val)            bfin_write16(CAN_OPSS2,val)#define bfin_read_CAN_CLOCK()                bfin_read16(CAN_CLOCK)#define bfin_write_CAN_CLOCK(val)            bfin_write16(CAN_CLOCK,val)#define bfin_read_CAN_TIMING()               bfin_read16(CAN_TIMING)#define bfin_write_CAN_TIMING(val)           bfin_write16(CAN_TIMING,val)#define bfin_read_CAN_DEBUG()                bfin_read16(CAN_DEBUG)#define bfin_write_CAN_DEBUG(val)            bfin_write16(CAN_DEBUG,val)#define bfin_read_CAN_STATUS()               bfin_read16(CAN_STATUS)#define bfin_write_CAN_STATUS(val)           bfin_write16(CAN_STATUS,val)#define bfin_read_CAN_CEC()                  bfin_read16(CAN_CEC)#define bfin_write_CAN_CEC(val)              bfin_write16(CAN_CEC,val)#define bfin_read_CAN_GIS()                  bfin_read16(CAN_GIS)#define bfin_write_CAN_GIS(val)              bfin_write16(CAN_GIS,val)#define bfin_read_CAN_GIM()                  bfin_read16(CAN_GIM)#define bfin_write_CAN_GIM(val)              bfin_write16(CAN_GIM,val)#define bfin_read_CAN_GIF()                  bfin_read16(CAN_GIF)#define bfin_write_CAN_GIF(val)              bfin_write16(CAN_GIF,val)#define bfin_read_CAN_CONTROL()              bfin_read16(CAN_CONTROL)#define bfin_write_CAN_CONTROL(val)          bfin_write16(CAN_CONTROL,val)#define bfin_read_CAN_INTR()                 bfin_read16(CAN_INTR)#define bfin_write_CAN_INTR(val)             bfin_write16(CAN_INTR,val)#define bfin_read_CAN_SFCMVER()              bfin_read16(CAN_SFCMVER)#define bfin_write_CAN_SFCMVER(val)          bfin_write16(CAN_SFCMVER,val)#define bfin_read_CAN_MBTD()                 bfin_read16(CAN_MBTD)#define bfin_write_CAN_MBTD(val)             bfin_write16(CAN_MBTD,val)#define bfin_read_CAN_EWR()                  bfin_read16(CAN_EWR)#define bfin_write_CAN_EWR(val)              bfin_write16(CAN_EWR,val)#define bfin_read_CAN_ESR()                  bfin_read16(CAN_ESR)#define bfin_write_CAN_ESR(val)              bfin_write16(CAN_ESR,val)#define bfin_read_CAN_UCREG()                bfin_read16(CAN_UCREG)#define bfin_write_CAN_UCREG(val)            bfin_write16(CAN_UCREG,val)#define bfin_read_CAN_UCCNT()                bfin_read16(CAN_UCCNT)#define bfin_write_CAN_UCCNT(val)            bfin_write16(CAN_UCCNT,val)#define bfin_read_CAN_UCRC()                 bfin_read16(CAN_UCRC)#define bfin_write_CAN_UCRC(val)             bfin_write16(CAN_UCRC,val)#define bfin_read_CAN_UCCNF()                bfin_read16(CAN_UCCNF)#define bfin_write_CAN_UCCNF(val)            bfin_write16(CAN_UCCNF,val)/* Mailbox Acceptance Masks */#define bfin_read_CAN_AM00L()                bfin_read16(CAN_AM00L)#define bfin_write_CAN_AM00L(val)            bfin_write16(CAN_AM00L,val)#define bfin_read_CAN_AM00H()                bfin_read16(CAN_AM00H)#define bfin_write_CAN_AM00H(val)            bfin_write16(CAN_AM00H,val)#define bfin_read_CAN_AM01L()                bfin_read16(CAN_AM01L)#define bfin_write_CAN_AM01L(val)            bfin_write16(CAN_AM01L,val)#define bfin_read_CAN_AM01H()                bfin_read16(CAN_AM01H)#define bfin_write_CAN_AM01H(val)            bfin_write16(CAN_AM01H,val)#define bfin_read_CAN_AM02L()                bfin_read16(CAN_AM02L)#define bfin_write_CAN_AM02L(val)            bfin_write16(CAN_AM02L,val)#define bfin_read_CAN_AM02H()                bfin_read16(CAN_AM02H)#define bfin_write_CAN_AM02H(val)            bfin_write16(CAN_AM02H,val)#define bfin_read_CAN_AM03L()                bfin_read16(CAN_AM03L)#define bfin_write_CAN_AM03L(val)            bfin_write16(CAN_AM03L,val)#define bfin_read_CAN_AM03H()                bfin_read16(CAN_AM03H)#define bfin_write_CAN_AM03H(val)            bfin_write16(CAN_AM03H,val)#define bfin_read_CAN_AM04L()                bfin_read16(CAN_AM04L)#define bfin_write_CAN_AM04L(val)            bfin_write16(CAN_AM04L,val)#define bfin_read_CAN_AM04H()                bfin_read16(CAN_AM04H)#define bfin_write_CAN_AM04H(val)            bfin_write16(CAN_AM04H,val)#define bfin_read_CAN_AM05L()                bfin_read16(CAN_AM05L)#define bfin_write_CAN_AM05L(val)            bfin_write16(CAN_AM05L,val)#define bfin_read_CAN_AM05H()                bfin_read16(CAN_AM05H)#define bfin_write_CAN_AM05H(val)            bfin_write16(CAN_AM05H,val)#define bfin_read_CAN_AM06L()                bfin_read16(CAN_AM06L)#define bfin_write_CAN_AM06L(val)            bfin_write16(CAN_AM06L,val)#define bfin_read_CAN_AM06H()                bfin_read16(CAN_AM06H)#define bfin_write_CAN_AM06H(val)            bfin_write16(CAN_AM06H,val)#define bfin_read_CAN_AM07L()                bfin_read16(CAN_AM07L)#define bfin_write_CAN_AM07L(val)            bfin_write16(CAN_AM07L,val)#define bfin_read_CAN_AM07H()                bfin_read16(CAN_AM07H)#define bfin_write_CAN_AM07H(val)            bfin_write16(CAN_AM07H,val)#define bfin_read_CAN_AM08L()                bfin_read16(CAN_AM08L)#define bfin_write_CAN_AM08L(val)            bfin_write16(CAN_AM08L,val)#define bfin_read_CAN_AM08H()                bfin_read16(CAN_AM08H)#define bfin_write_CAN_AM08H(val)            bfin_write16(CAN_AM08H,val)#define bfin_read_CAN_AM09L()                bfin_read16(CAN_AM09L)#define bfin_write_CAN_AM09L(val)            bfin_write16(CAN_AM09L,val)#define bfin_read_CAN_AM09H()                bfin_read16(CAN_AM09H)#define bfin_write_CAN_AM09H(val)            bfin_write16(CAN_AM09H,val)#define bfin_read_CAN_AM10L()                bfin_read16(CAN_AM10L)#define bfin_write_CAN_AM10L(val)            bfin_write16(CAN_AM10L,val)#define bfin_read_CAN_AM10H()                bfin_read16(CAN_AM10H)#define bfin_write_CAN_AM10H(val)            bfin_write16(CAN_AM10H,val)#define bfin_read_CAN_AM11L()                bfin_read16(CAN_AM11L)#define bfin_write_CAN_AM11L(val)            bfin_write16(CAN_AM11L,val)#define bfin_read_CAN_AM11H()                bfin_read16(CAN_AM11H)#define bfin_write_CAN_AM11H(val)            bfin_write16(CAN_AM11H,val)#define bfin_read_CAN_AM12L()                bfin_read16(CAN_AM12L)#define bfin_write_CAN_AM12L(val)            bfin_write16(CAN_AM12L,val)#define bfin_read_CAN_AM12H()                bfin_read16(CAN_AM12H)#define bfin_write_CAN_AM12H(val)            bfin_write16(CAN_AM12H,val)#define bfin_read_CAN_AM13L()                bfin_read16(CAN_AM13L)#define bfin_write_CAN_AM13L(val)            bfin_write16(CAN_AM13L,val)#define bfin_read_CAN_AM13H()                bfin_read16(CAN_AM13H)#define bfin_write_CAN_AM13H(val)            bfin_write16(CAN_AM13H,val)#define bfin_read_CAN_AM14L()                bfin_read16(CAN_AM14L)#define bfin_write_CAN_AM14L(val)            bfin_write16(CAN_AM14L,val)#define bfin_read_CAN_AM14H()                bfin_read16(CAN_AM14H)#define bfin_write_CAN_AM14H(val)            bfin_write16(CAN_AM14H,val)#define bfin_read_CAN_AM15L()                bfin_read16(CAN_AM15L)#define bfin_write_CAN_AM15L(val)            bfin_write16(CAN_AM15L,val)#define bfin_read_CAN_AM15H()                bfin_read16(CAN_AM15H)#define bfin_write_CAN_AM15H(val)            bfin_write16(CAN_AM15H,val)#define bfin_read_CAN_AM16L()                bfin_read16(CAN_AM16L)#define bfin_write_CAN_AM16L(val)            bfin_write16(CAN_AM16L,val)#define bfin_read_CAN_AM16H()                bfin_read16(CAN_AM16H)#define bfin_write_CAN_AM16H(val)            bfin_write16(CAN_AM16H,val)#define bfin_read_CAN_AM17L()                bfin_read16(CAN_AM17L)#define bfin_write_CAN_AM17L(val)            bfin_write16(CAN_AM17L,val)#define bfin_read_CAN_AM17H()                bfin_read16(CAN_AM17H)#define bfin_write_CAN_AM17H(val)            bfin_write16(CAN_AM17H,val)#define bfin_read_CAN_AM18L()                bfin_read16(CAN_AM18L)#define bfin_write_CAN_AM18L(val)            bfin_write16(CAN_AM18L,val)#define bfin_read_CAN_AM18H()                bfin_read16(CAN_AM18H)#define bfin_write_CAN_AM18H(val)            bfin_write16(CAN_AM18H,val)#define bfin_read_CAN_AM19L()                bfin_read16(CAN_AM19L)#define bfin_write_CAN_AM19L(val)            bfin_write16(CAN_AM19L,val)#define bfin_read_CAN_AM19H()                bfin_read16(CAN_AM19H)#define bfin_write_CAN_AM19H(val)            bfin_write16(CAN_AM19H,val)#define bfin_read_CAN_AM20L()                bfin_read16(CAN_AM20L)#define bfin_write_CAN_AM20L(val)            bfin_write16(CAN_AM20L,val)#define bfin_read_CAN_AM20H()                bfin_read16(CAN_AM20H)#define bfin_write_CAN_AM20H(val)            bfin_write16(CAN_AM20H,val)#define bfin_read_CAN_AM21L()                bfin_read16(CAN_AM21L)#define bfin_write_CAN_AM21L(val)            bfin_write16(CAN_AM21L,val)#define bfin_read_CAN_AM21H()                bfin_read16(CAN_AM21H)#define bfin_write_CAN_AM21H(val)            bfin_write16(CAN_AM21H,val)#define bfin_read_CAN_AM22L()                bfin_read16(CAN_AM22L)#define bfin_write_CAN_AM22L(val)            bfin_write16(CAN_AM22L,val)#define bfin_read_CAN_AM22H()                bfin_read16(CAN_AM22H)#define bfin_write_CAN_AM22H(val)            bfin_write16(CAN_AM22H,val)#define bfin_read_CAN_AM23L()                bfin_read16(CAN_AM23L)#define bfin_write_CAN_AM23L(val)            bfin_write16(CAN_AM23L,val)
 |