/*********************************** * $Id: m68360_pram.h,v 1.1 2002/03/02 15:01:07 gerg Exp $ *********************************** * *************************************** * Definitions of the parameter area RAM. * Note that different structures are overlaid * at the same offsets for the different modes * of operation. *************************************** */ #ifndef __PRAM_H #define __PRAM_H /* Time slot assignment table */ #define VALID_SLOT 0x8000 #define WRAP_SLOT 0x4000 /***************************************************************** Global Multichannel parameter RAM *****************************************************************/ struct global_multi_pram { /* * Global Multichannel parameter RAM */ unsigned long mcbase; /* Multichannel Base pointer */ unsigned short qmcstate; /* Multichannel Controller state */ unsigned short mrblr; /* Maximum Receive Buffer Length */ unsigned short tx_s_ptr; /* TSTATx Pointer */ unsigned short rxptr; /* Current Time slot entry in TSATRx */ unsigned short grfthr; /* Global Receive frame threshold */ unsigned short grfcnt; /* Global Receive Frame Count */ unsigned long intbase; /* Multichannel Base address */ unsigned long iintptr; /* Pointer to interrupt queue */ unsigned short rx_s_ptr; /* TSTARx Pointer */ unsigned short txptr; /* Current Time slot entry in TSATTx */ unsigned long c_mask32; /* CRC Constant (debb20e3) */ unsigned short tsatrx[32]; /* Time Slot Assignment Table Rx */ unsigned short tsattx[32]; /* Time Slot Assignment Table Tx */ unsigned short c_mask16; /* CRC Constant (f0b8) */ }; /***************************************************************** Quicc32 HDLC parameter RAM *****************************************************************/ struct quicc32_pram { unsigned short tbase; /* Tx Buffer Descriptors Base Address */ unsigned short chamr; /* Channel Mode Register */ unsigned long tstate; /* Tx Internal State */ unsigned long txintr; /* Tx Internal Data Pointer */ unsigned short tbptr; /* Tx Buffer Descriptor Pointer */ unsigned short txcntr; /* Tx Internal Byte Count */ unsigned long tupack; /* (Tx Temp) */ unsigned long zistate; /* Zero Insertion machine state */ unsigned long tcrc; /* Temp Transmit CRC */ unsigned short intmask; /* Channel's interrupt mask flags */ unsigned short bdflags; unsigned short rbase; /* Rx Buffer Descriptors Base Address */ unsigned short mflr; /* Max Frame Length Register */ unsigned long rstate; /* Rx Internal State */ unsigned long rxintr; /* Rx Internal Data Pointer */ unsigned short rbptr; /* Rx Buffer Descriptor Pointer */ unsigned short rxbyc; /* Rx Internal Byte Count */ unsigned long rpack; /* (Rx Temp) */ unsigned long zdstate; /* Zero Deletion machine state */ unsigned long rcrc; /* Temp Transmit CRC */ unsigned short maxc; /* Max_length counter */ unsigned short tmp_mb; /* Temp */ }; /***************************************************************** HDLC parameter RAM *****************************************************************/ struct hdlc_pram { /* * SCC parameter RAM */ unsigned short rbase; /* RX BD base address */ unsigned short tbase; /* TX BD base address */ unsigned char rfcr; /* Rx function code */ unsigned char tfcr; /* Tx function code */ unsigned short mrblr; /* Rx buffer length */ unsigned long rstate; /* Rx internal state */ unsigned long rptr; /* Rx internal data pointer */ unsigned short rbptr; /* rb BD Pointer */ unsigned short rcount; /* Rx internal byte count */ unsigned long rtemp; /* Rx temp */ unsigned long tstate; /* Tx internal state */ unsigned long tptr; /* Tx internal data pointer */ unsigned short tbptr; /* Tx BD pointer */ unsigned short tcount; /* Tx byte count */ unsigned long ttemp; /* Tx temp */ unsigned long rcrc; /* temp receive CRC */ unsigned long tcrc; /* temp transmit CRC */ /* * HDLC specific parameter RAM */ unsigned char RESERVED1[4]; /* Reserved area */ unsigned long c_mask; /* CRC constant */ unsigned long c_pres; /* CRC preset */ unsigned short disfc; /* discarded frame counter */ unsigned short crcec; /* CRC error counter */ unsigned short abtsc; /* abort sequence counter */ unsigned short nmarc; /* nonmatching address rx cnt */ unsigned short retrc; /* frame retransmission cnt */ unsigned short mflr; /* maximum frame length reg */ unsigned short max_cnt; /* maximum length counter */ unsigned short rfthr; /* received frames threshold */ unsigned short rfcnt; /* received frames count */ unsigned short hmask; /* user defined frm addr mask */ unsigned short haddr1; /* user defined frm address 1 */ unsigned short haddr2; /* user defined frm address 2 */ unsigned short haddr3; /* user defined frm address 3 */ unsigned short haddr4; /* user defined frm address 4 */ unsigned short tmp; /* temp */ unsigned short tmp_mb; /* temp */ }; /***************************************************************** UART parameter RAM *****************************************************************/ /* * bits in uart control characters table */ #define CC_INVALID 0x8000 /* control character is valid */ #define CC_REJ 0x4000 /* don't store char in buffer */ #define CC_CHAR 0x00ff /* control character */ /* UART */ struct uart_pram { /* * SCC parameter RAM */ unsigned short rbase; /* RX BD base address */ unsigned short tbase; /* TX BD base address */ unsigned char rfcr; /* Rx function code */ unsigned char tfcr; /* Tx function code */ unsigned short mrblr; /* Rx buffer length */ unsigned long rstate; /* Rx internal state */ unsigned long rptr; /* Rx internal data pointer */ unsigned short rbptr; /* rb BD Pointer */ unsigned short rcount; /* Rx internal byte count */ unsigned long rx_temp; /* Rx temp */ unsigned long tstate; /* Tx internal state */ unsigned long tptr; /* Tx internal data pointer */ unsigned short tbptr; /* Tx BD pointer */ unsigned short tcount; /* Tx byte count */ unsigned long ttemp; /* Tx temp */ unsigned long rcrc; /* temp receive CRC */ unsigned long tcrc; /* temp transmit CRC */ /* * UART specific parameter RAM */ unsigned char RESERVED1[8]; /* Reserved area */ unsigned short max_idl; /* maximum idle characters */ unsigned short idlc; /* rx idle counter (internal) */ unsigned short brkcr; /* break count register */ unsigned short parec; /* Rx parity error counter */ unsigned short frmer; /* Rx framing error counter */ unsigned short nosec; /* Rx noise counter */ unsigned short brkec; /* Rx break character counter */ unsigned short brkln; /* Reaceive break length */ unsigned short uaddr1; /* address character 1 */ unsigned short uaddr2; /* address character 2 */ unsigned short rtemp; /* temp storage */ unsigned short toseq; /* Tx out of sequence char */ unsigned short cc[8]; /* Rx control characters */ unsigned short rccm; /* Rx control char mask */ unsigned short rccr; /* Rx control char register */ unsigned short rlbc; /* Receive last break char */ }; /*****************************************************************