|
@@ -535,3 +535,118 @@
|
|
|
#define OMAP3430_CORE_DPLL_DIV_SHIFT 8
|
|
|
#define OMAP3430_CORE_DPLL_DIV_MASK (0x7f << 8)
|
|
|
#define OMAP3430_SOURCE_96M_SHIFT 6
|
|
|
+#define OMAP3430_SOURCE_96M_MASK (1 << 6)
|
|
|
+#define OMAP3430_SOURCE_96M_WIDTH 1
|
|
|
+#define OMAP3430_SOURCE_54M_SHIFT 5
|
|
|
+#define OMAP3430_SOURCE_54M_MASK (1 << 5)
|
|
|
+#define OMAP3430_SOURCE_54M_WIDTH 1
|
|
|
+#define OMAP3430_SOURCE_48M_SHIFT 3
|
|
|
+#define OMAP3430_SOURCE_48M_MASK (1 << 3)
|
|
|
+
|
|
|
+/* CM_CLKSEL2_PLL */
|
|
|
+#define OMAP3430_PERIPH_DPLL_MULT_SHIFT 8
|
|
|
+#define OMAP3430_PERIPH_DPLL_MULT_MASK (0x7ff << 8)
|
|
|
+#define OMAP3630_PERIPH_DPLL_MULT_MASK (0xfff << 8)
|
|
|
+#define OMAP3430_PERIPH_DPLL_DIV_SHIFT 0
|
|
|
+#define OMAP3430_PERIPH_DPLL_DIV_MASK (0x7f << 0)
|
|
|
+#define OMAP3630_PERIPH_DPLL_DCO_SEL_SHIFT 21
|
|
|
+#define OMAP3630_PERIPH_DPLL_DCO_SEL_MASK (0x7 << 21)
|
|
|
+#define OMAP3630_PERIPH_DPLL_SD_DIV_SHIFT 24
|
|
|
+#define OMAP3630_PERIPH_DPLL_SD_DIV_MASK (0xff << 24)
|
|
|
+
|
|
|
+/* CM_CLKSEL3_PLL */
|
|
|
+#define OMAP3430_DIV_96M_SHIFT 0
|
|
|
+#define OMAP3430_DIV_96M_MASK (0x1f << 0)
|
|
|
+#define OMAP3430_DIV_96M_WIDTH 5
|
|
|
+#define OMAP3630_DIV_96M_MASK (0x3f << 0)
|
|
|
+#define OMAP3630_DIV_96M_WIDTH 6
|
|
|
+
|
|
|
+/* CM_CLKSEL4_PLL */
|
|
|
+#define OMAP3430ES2_PERIPH2_DPLL_MULT_SHIFT 8
|
|
|
+#define OMAP3430ES2_PERIPH2_DPLL_MULT_MASK (0x7ff << 8)
|
|
|
+#define OMAP3430ES2_PERIPH2_DPLL_DIV_SHIFT 0
|
|
|
+#define OMAP3430ES2_PERIPH2_DPLL_DIV_MASK (0x7f << 0)
|
|
|
+
|
|
|
+/* CM_CLKSEL5_PLL */
|
|
|
+#define OMAP3430ES2_DIV_120M_SHIFT 0
|
|
|
+#define OMAP3430ES2_DIV_120M_MASK (0x1f << 0)
|
|
|
+#define OMAP3430ES2_DIV_120M_WIDTH 5
|
|
|
+
|
|
|
+/* CM_CLKOUT_CTRL */
|
|
|
+#define OMAP3430_CLKOUT2_EN_SHIFT 7
|
|
|
+#define OMAP3430_CLKOUT2_EN_MASK (1 << 7)
|
|
|
+#define OMAP3430_CLKOUT2_DIV_SHIFT 3
|
|
|
+#define OMAP3430_CLKOUT2_DIV_MASK (0x7 << 3)
|
|
|
+#define OMAP3430_CLKOUT2_DIV_WIDTH 3
|
|
|
+#define OMAP3430_CLKOUT2SOURCE_SHIFT 0
|
|
|
+#define OMAP3430_CLKOUT2SOURCE_MASK (0x3 << 0)
|
|
|
+
|
|
|
+/* CM_FCLKEN_DSS */
|
|
|
+#define OMAP3430_EN_TV_MASK (1 << 2)
|
|
|
+#define OMAP3430_EN_TV_SHIFT 2
|
|
|
+#define OMAP3430_EN_DSS2_MASK (1 << 1)
|
|
|
+#define OMAP3430_EN_DSS2_SHIFT 1
|
|
|
+#define OMAP3430_EN_DSS1_MASK (1 << 0)
|
|
|
+#define OMAP3430_EN_DSS1_SHIFT 0
|
|
|
+
|
|
|
+/* CM_ICLKEN_DSS */
|
|
|
+#define OMAP3430_CM_ICLKEN_DSS_EN_DSS_MASK (1 << 0)
|
|
|
+#define OMAP3430_CM_ICLKEN_DSS_EN_DSS_SHIFT 0
|
|
|
+
|
|
|
+/* CM_IDLEST_DSS */
|
|
|
+#define OMAP3430ES2_ST_DSS_IDLE_SHIFT 1
|
|
|
+#define OMAP3430ES2_ST_DSS_IDLE_MASK (1 << 1)
|
|
|
+#define OMAP3430ES2_ST_DSS_STDBY_SHIFT 0
|
|
|
+#define OMAP3430ES2_ST_DSS_STDBY_MASK (1 << 0)
|
|
|
+#define OMAP3430ES1_ST_DSS_SHIFT 0
|
|
|
+#define OMAP3430ES1_ST_DSS_MASK (1 << 0)
|
|
|
+
|
|
|
+/* CM_AUTOIDLE_DSS */
|
|
|
+#define OMAP3430_AUTO_DSS_MASK (1 << 0)
|
|
|
+#define OMAP3430_AUTO_DSS_SHIFT 0
|
|
|
+
|
|
|
+/* CM_CLKSEL_DSS */
|
|
|
+#define OMAP3430_CLKSEL_TV_SHIFT 8
|
|
|
+#define OMAP3430_CLKSEL_TV_MASK (0x1f << 8)
|
|
|
+#define OMAP3430_CLKSEL_TV_WIDTH 5
|
|
|
+#define OMAP3630_CLKSEL_TV_MASK (0x3f << 8)
|
|
|
+#define OMAP3630_CLKSEL_TV_WIDTH 6
|
|
|
+#define OMAP3430_CLKSEL_DSS1_SHIFT 0
|
|
|
+#define OMAP3430_CLKSEL_DSS1_MASK (0x1f << 0)
|
|
|
+#define OMAP3430_CLKSEL_DSS1_WIDTH 5
|
|
|
+#define OMAP3630_CLKSEL_DSS1_MASK (0x3f << 0)
|
|
|
+#define OMAP3630_CLKSEL_DSS1_WIDTH 6
|
|
|
+
|
|
|
+/* CM_SLEEPDEP_DSS specific bits */
|
|
|
+
|
|
|
+/* CM_CLKSTCTRL_DSS */
|
|
|
+#define OMAP3430_CLKTRCTRL_DSS_SHIFT 0
|
|
|
+#define OMAP3430_CLKTRCTRL_DSS_MASK (0x3 << 0)
|
|
|
+
|
|
|
+/* CM_CLKSTST_DSS */
|
|
|
+#define OMAP3430_CLKACTIVITY_DSS_SHIFT 0
|
|
|
+#define OMAP3430_CLKACTIVITY_DSS_MASK (1 << 0)
|
|
|
+
|
|
|
+/* CM_FCLKEN_CAM specific bits */
|
|
|
+#define OMAP3430_EN_CSI2_MASK (1 << 1)
|
|
|
+#define OMAP3430_EN_CSI2_SHIFT 1
|
|
|
+
|
|
|
+/* CM_ICLKEN_CAM specific bits */
|
|
|
+
|
|
|
+/* CM_IDLEST_CAM */
|
|
|
+#define OMAP3430_ST_CAM_MASK (1 << 0)
|
|
|
+
|
|
|
+/* CM_AUTOIDLE_CAM */
|
|
|
+#define OMAP3430_AUTO_CAM_MASK (1 << 0)
|
|
|
+#define OMAP3430_AUTO_CAM_SHIFT 0
|
|
|
+
|
|
|
+/* CM_CLKSEL_CAM */
|
|
|
+#define OMAP3430_CLKSEL_CAM_SHIFT 0
|
|
|
+#define OMAP3430_CLKSEL_CAM_MASK (0x1f << 0)
|
|
|
+#define OMAP3430_CLKSEL_CAM_WIDTH 5
|
|
|
+#define OMAP3630_CLKSEL_CAM_MASK (0x3f << 0)
|
|
|
+#define OMAP3630_CLKSEL_CAM_WIDTH 6
|
|
|
+
|
|
|
+/* CM_SLEEPDEP_CAM specific bits */
|
|
|
+
|
|
|
+/* CM_CLKSTCTRL_CAM */
|