|
|
@@ -0,0 +1,54 @@
|
|
|
+/*
|
|
|
+ * Copyright 2007-2010 Analog Devices Inc.
|
|
|
+ *
|
|
|
+ * Licensed under the GPL-2 or later.
|
|
|
+ */
|
|
|
+
|
|
|
+#ifndef _CDEF_BF548_H
|
|
|
+#define _CDEF_BF548_H
|
|
|
+
|
|
|
+/* include cdefBF54x_base.h for the set of #defines that are common to all ADSP-BF54x bfin_read_()rocessors */
|
|
|
+#include "cdefBF54x_base.h"
|
|
|
+
|
|
|
+/* The BF548 is like the BF547, but has additional CANs */
|
|
|
+#include "cdefBF547.h"
|
|
|
+
|
|
|
+/* CAN Controller 1 Config 1 Registers */
|
|
|
+
|
|
|
+#define bfin_read_CAN1_MC1() bfin_read16(CAN1_MC1)
|
|
|
+#define bfin_write_CAN1_MC1(val) bfin_write16(CAN1_MC1, val)
|
|
|
+#define bfin_read_CAN1_MD1() bfin_read16(CAN1_MD1)
|
|
|
+#define bfin_write_CAN1_MD1(val) bfin_write16(CAN1_MD1, val)
|
|
|
+#define bfin_read_CAN1_TRS1() bfin_read16(CAN1_TRS1)
|
|
|
+#define bfin_write_CAN1_TRS1(val) bfin_write16(CAN1_TRS1, val)
|
|
|
+#define bfin_read_CAN1_TRR1() bfin_read16(CAN1_TRR1)
|
|
|
+#define bfin_write_CAN1_TRR1(val) bfin_write16(CAN1_TRR1, val)
|
|
|
+#define bfin_read_CAN1_TA1() bfin_read16(CAN1_TA1)
|
|
|
+#define bfin_write_CAN1_TA1(val) bfin_write16(CAN1_TA1, val)
|
|
|
+#define bfin_read_CAN1_AA1() bfin_read16(CAN1_AA1)
|
|
|
+#define bfin_write_CAN1_AA1(val) bfin_write16(CAN1_AA1, val)
|
|
|
+#define bfin_read_CAN1_RMP1() bfin_read16(CAN1_RMP1)
|
|
|
+#define bfin_write_CAN1_RMP1(val) bfin_write16(CAN1_RMP1, val)
|
|
|
+#define bfin_read_CAN1_RML1() bfin_read16(CAN1_RML1)
|
|
|
+#define bfin_write_CAN1_RML1(val) bfin_write16(CAN1_RML1, val)
|
|
|
+#define bfin_read_CAN1_MBTIF1() bfin_read16(CAN1_MBTIF1)
|
|
|
+#define bfin_write_CAN1_MBTIF1(val) bfin_write16(CAN1_MBTIF1, val)
|
|
|
+#define bfin_read_CAN1_MBRIF1() bfin_read16(CAN1_MBRIF1)
|
|
|
+#define bfin_write_CAN1_MBRIF1(val) bfin_write16(CAN1_MBRIF1, val)
|
|
|
+#define bfin_read_CAN1_MBIM1() bfin_read16(CAN1_MBIM1)
|
|
|
+#define bfin_write_CAN1_MBIM1(val) bfin_write16(CAN1_MBIM1, val)
|
|
|
+#define bfin_read_CAN1_RFH1() bfin_read16(CAN1_RFH1)
|
|
|
+#define bfin_write_CAN1_RFH1(val) bfin_write16(CAN1_RFH1, val)
|
|
|
+#define bfin_read_CAN1_OPSS1() bfin_read16(CAN1_OPSS1)
|
|
|
+#define bfin_write_CAN1_OPSS1(val) bfin_write16(CAN1_OPSS1, val)
|
|
|
+
|
|
|
+/* CAN Controller 1 Config 2 Registers */
|
|
|
+
|
|
|
+#define bfin_read_CAN1_MC2() bfin_read16(CAN1_MC2)
|
|
|
+#define bfin_write_CAN1_MC2(val) bfin_write16(CAN1_MC2, val)
|
|
|
+#define bfin_read_CAN1_MD2() bfin_read16(CAN1_MD2)
|
|
|
+#define bfin_write_CAN1_MD2(val) bfin_write16(CAN1_MD2, val)
|
|
|
+#define bfin_read_CAN1_TRS2() bfin_read16(CAN1_TRS2)
|
|
|
+#define bfin_write_CAN1_TRS2(val) bfin_write16(CAN1_TRS2, val)
|
|
|
+#define bfin_read_CAN1_TRR2() bfin_read16(CAN1_TRR2)
|
|
|
+#define bfin_write_CAN1_TRR2(val) bfin_write16(CAN1_TRR2, val)
|
