|
|
@@ -0,0 +1,77 @@
|
|
|
+/*
|
|
|
+ * Copyright (C) 2008-2009 ST-Ericsson SA
|
|
|
+ *
|
|
|
+ * Author: Srinidhi KASAGAR <srinidhi.kasagar@stericsson.com>
|
|
|
+ *
|
|
|
+ * This program is free software; you can redistribute it and/or modify
|
|
|
+ * it under the terms of the GNU General Public License version 2, as
|
|
|
+ * published by the Free Software Foundation.
|
|
|
+ *
|
|
|
+ */
|
|
|
+#include <linux/types.h>
|
|
|
+#include <linux/init.h>
|
|
|
+#include <linux/device.h>
|
|
|
+#include <linux/amba/bus.h>
|
|
|
+#include <linux/interrupt.h>
|
|
|
+#include <linux/irq.h>
|
|
|
+#include <linux/platform_device.h>
|
|
|
+#include <linux/io.h>
|
|
|
+#include <linux/mfd/abx500/ab8500.h>
|
|
|
+#include <linux/mfd/dbx500-prcmu.h>
|
|
|
+#include <linux/of.h>
|
|
|
+#include <linux/of_platform.h>
|
|
|
+#include <linux/regulator/machine.h>
|
|
|
+#include <linux/platform_data/pinctrl-nomadik.h>
|
|
|
+#include <linux/random.h>
|
|
|
+
|
|
|
+#include <asm/pmu.h>
|
|
|
+#include <asm/mach/map.h>
|
|
|
+#include <asm/mach/arch.h>
|
|
|
+#include <asm/hardware/gic.h>
|
|
|
+
|
|
|
+#include <mach/hardware.h>
|
|
|
+#include <mach/setup.h>
|
|
|
+#include <mach/devices.h>
|
|
|
+#include <mach/db8500-regs.h>
|
|
|
+#include <mach/irqs.h>
|
|
|
+
|
|
|
+#include "devices-db8500.h"
|
|
|
+#include "ste-dma40-db8500.h"
|
|
|
+#include "board-mop500.h"
|
|
|
+
|
|
|
+/* minimum static i/o mapping required to boot U8500 platforms */
|
|
|
+static struct map_desc u8500_uart_io_desc[] __initdata = {
|
|
|
+ __IO_DEV_DESC(U8500_UART0_BASE, SZ_4K),
|
|
|
+ __IO_DEV_DESC(U8500_UART2_BASE, SZ_4K),
|
|
|
+};
|
|
|
+/* U8500 and U9540 common io_desc */
|
|
|
+static struct map_desc u8500_common_io_desc[] __initdata = {
|
|
|
+ /* SCU base also covers GIC CPU BASE and TWD with its 4K page */
|
|
|
+ __IO_DEV_DESC(U8500_SCU_BASE, SZ_4K),
|
|
|
+ __IO_DEV_DESC(U8500_GIC_DIST_BASE, SZ_4K),
|
|
|
+ __IO_DEV_DESC(U8500_L2CC_BASE, SZ_4K),
|
|
|
+ __IO_DEV_DESC(U8500_MTU0_BASE, SZ_4K),
|
|
|
+ __IO_DEV_DESC(U8500_BACKUPRAM0_BASE, SZ_8K),
|
|
|
+
|
|
|
+ __IO_DEV_DESC(U8500_CLKRST1_BASE, SZ_4K),
|
|
|
+ __IO_DEV_DESC(U8500_CLKRST2_BASE, SZ_4K),
|
|
|
+ __IO_DEV_DESC(U8500_CLKRST3_BASE, SZ_4K),
|
|
|
+ __IO_DEV_DESC(U8500_CLKRST5_BASE, SZ_4K),
|
|
|
+ __IO_DEV_DESC(U8500_CLKRST6_BASE, SZ_4K),
|
|
|
+
|
|
|
+ __IO_DEV_DESC(U8500_GPIO0_BASE, SZ_4K),
|
|
|
+ __IO_DEV_DESC(U8500_GPIO1_BASE, SZ_4K),
|
|
|
+ __IO_DEV_DESC(U8500_GPIO2_BASE, SZ_4K),
|
|
|
+ __IO_DEV_DESC(U8500_GPIO3_BASE, SZ_4K),
|
|
|
+};
|
|
|
+
|
|
|
+/* U8500 IO map specific description */
|
|
|
+static struct map_desc u8500_io_desc[] __initdata = {
|
|
|
+ __IO_DEV_DESC(U8500_PRCMU_BASE, SZ_4K),
|
|
|
+ __IO_DEV_DESC(U8500_PRCMU_TCDM_BASE, SZ_4K),
|
|
|
+
|
|
|
+};
|
|
|
+
|
|
|
+/* U9540 IO map specific description */
|
|
|
+static struct map_desc u9540_io_desc[] __initdata = {
|
|
|
+ __IO_DEV_DESC(U8500_PRCMU_BASE, SZ_4K + SZ_8K),
|
李欣儒