|
@@ -0,0 +1,72 @@
|
|
|
|
+/*
|
|
|
|
+ * OMAP44xx PRM instance offset macros
|
|
|
|
+ *
|
|
|
|
+ * Copyright (C) 2009-2011 Texas Instruments, Inc.
|
|
|
|
+ * Copyright (C) 2009-2010 Nokia Corporation
|
|
|
|
+ *
|
|
|
|
+ * Paul Walmsley (paul@pwsan.com)
|
|
|
|
+ * Rajendra Nayak (rnayak@ti.com)
|
|
|
|
+ * Benoit Cousson (b-cousson@ti.com)
|
|
|
|
+ *
|
|
|
|
+ * This file is automatically generated from the OMAP hardware databases.
|
|
|
|
+ * We respectfully ask that any modifications to this file be coordinated
|
|
|
|
+ * with the public linux-omap@vger.kernel.org mailing list and the
|
|
|
|
+ * authors above to ensure that the autogeneration scripts are kept
|
|
|
|
+ * up-to-date with the file contents.
|
|
|
|
+ *
|
|
|
|
+ * This program is free software; you can redistribute it and/or modify
|
|
|
|
+ * it under the terms of the GNU General Public License version 2 as
|
|
|
|
+ * published by the Free Software Foundation.
|
|
|
|
+ *
|
|
|
|
+ * XXX This file needs to be updated to align on one of "OMAP4", "OMAP44XX",
|
|
|
|
+ * or "OMAP4430".
|
|
|
|
+ */
|
|
|
|
+
|
|
|
|
+#ifndef __ARCH_ARM_MACH_OMAP2_PRM44XX_H
|
|
|
|
+#define __ARCH_ARM_MACH_OMAP2_PRM44XX_H
|
|
|
|
+
|
|
|
|
+#include "prcm-common.h"
|
|
|
|
+#include "prm.h"
|
|
|
|
+
|
|
|
|
+#define OMAP4430_PRM_BASE 0x4a306000
|
|
|
|
+
|
|
|
|
+#define OMAP44XX_PRM_REGADDR(inst, reg) \
|
|
|
|
+ OMAP2_L4_IO_ADDRESS(OMAP4430_PRM_BASE + (inst) + (reg))
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* PRM instances */
|
|
|
|
+#define OMAP4430_PRM_OCP_SOCKET_INST 0x0000
|
|
|
|
+#define OMAP4430_PRM_CKGEN_INST 0x0100
|
|
|
|
+#define OMAP4430_PRM_MPU_INST 0x0300
|
|
|
|
+#define OMAP4430_PRM_TESLA_INST 0x0400
|
|
|
|
+#define OMAP4430_PRM_ABE_INST 0x0500
|
|
|
|
+#define OMAP4430_PRM_ALWAYS_ON_INST 0x0600
|
|
|
|
+#define OMAP4430_PRM_CORE_INST 0x0700
|
|
|
|
+#define OMAP4430_PRM_IVAHD_INST 0x0f00
|
|
|
|
+#define OMAP4430_PRM_CAM_INST 0x1000
|
|
|
|
+#define OMAP4430_PRM_DSS_INST 0x1100
|
|
|
|
+#define OMAP4430_PRM_GFX_INST 0x1200
|
|
|
|
+#define OMAP4430_PRM_L3INIT_INST 0x1300
|
|
|
|
+#define OMAP4430_PRM_L4PER_INST 0x1400
|
|
|
|
+#define OMAP4430_PRM_CEFUSE_INST 0x1600
|
|
|
|
+#define OMAP4430_PRM_WKUP_INST 0x1700
|
|
|
|
+#define OMAP4430_PRM_WKUP_CM_INST 0x1800
|
|
|
|
+#define OMAP4430_PRM_EMU_INST 0x1900
|
|
|
|
+#define OMAP4430_PRM_EMU_CM_INST 0x1a00
|
|
|
|
+#define OMAP4430_PRM_DEVICE_INST 0x1b00
|
|
|
|
+#define OMAP4430_PRM_INSTR_INST 0x1f00
|
|
|
|
+
|
|
|
|
+/* PRM clockdomain register offsets (from instance start) */
|
|
|
|
+#define OMAP4430_PRM_WKUP_CM_WKUP_CDOFFS 0x0000
|
|
|
|
+#define OMAP4430_PRM_EMU_CM_EMU_CDOFFS 0x0000
|
|
|
|
+
|
|
|
|
+/* OMAP4 specific register offsets */
|
|
|
|
+#define OMAP4_RM_RSTCTRL 0x0000
|
|
|
|
+#define OMAP4_RM_RSTST 0x0004
|
|
|
|
+#define OMAP4_RM_RSTTIME 0x0008
|
|
|
|
+#define OMAP4_PM_PWSTCTRL 0x0000
|
|
|
|
+#define OMAP4_PM_PWSTST 0x0004
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* PRM */
|
|
|
|
+
|