|
@@ -312,3 +312,197 @@
|
|
|
#define OCD_NXCFG_NXDRT_BIT 24
|
|
|
#define OCD_NXCFG_NXDTC_START 25
|
|
|
#define OCD_NXCFG_NXDTC_SIZE 3
|
|
|
+#define OCD_NXCFG_NXDMA_BIT 28
|
|
|
+
|
|
|
+/* Bits in DINST */
|
|
|
+#define OCD_DINST_DINST_START 0
|
|
|
+#define OCD_DINST_DINST_SIZE 32
|
|
|
+
|
|
|
+/* Bits in CPUCM */
|
|
|
+#define OCD_CPUCM_BEM_BIT 1
|
|
|
+#define OCD_CPUCM_FEM_BIT 2
|
|
|
+#define OCD_CPUCM_REM_BIT 3
|
|
|
+#define OCD_CPUCM_IBEM_BIT 4
|
|
|
+#define OCD_CPUCM_IEEM_BIT 5
|
|
|
+
|
|
|
+/* Bits in DCCPU */
|
|
|
+#define OCD_DCCPU_DATA_START 0
|
|
|
+#define OCD_DCCPU_DATA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in DCEMU */
|
|
|
+#define OCD_DCEMU_DATA_START 0
|
|
|
+#define OCD_DCEMU_DATA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in DCSR */
|
|
|
+#define OCD_DCSR_CPUD_BIT 0
|
|
|
+#define OCD_DCSR_EMUD_BIT 1
|
|
|
+
|
|
|
+/* Bits in PID */
|
|
|
+#define OCD_PID_PROCESS_START 0
|
|
|
+#define OCD_PID_PROCESS_SIZE 32
|
|
|
+
|
|
|
+/* Bits in EPC0 */
|
|
|
+#define OCD_EPC0_RNG_START 0
|
|
|
+#define OCD_EPC0_RNG_SIZE 2
|
|
|
+#define OCD_EPC0_CE_BIT 4
|
|
|
+#define OCD_EPC0_ECNT_START 16
|
|
|
+#define OCD_EPC0_ECNT_SIZE 16
|
|
|
+
|
|
|
+/* Bits in EPC1 */
|
|
|
+#define OCD_EPC1_RNG_START 0
|
|
|
+#define OCD_EPC1_RNG_SIZE 2
|
|
|
+#define OCD_EPC1_ATB_BIT 5
|
|
|
+#define OCD_EPC1_AM_BIT 6
|
|
|
+
|
|
|
+/* Bits in EPC2 */
|
|
|
+#define OCD_EPC2_RNG_START 0
|
|
|
+#define OCD_EPC2_RNG_SIZE 2
|
|
|
+#define OCD_EPC2_DB_START 2
|
|
|
+#define OCD_EPC2_DB_SIZE 2
|
|
|
+
|
|
|
+/* Bits in EPC3 */
|
|
|
+#define OCD_EPC3_RNG_START 0
|
|
|
+#define OCD_EPC3_RNG_SIZE 2
|
|
|
+#define OCD_EPC3_DWE_BIT 2
|
|
|
+
|
|
|
+/* Bits in AXC */
|
|
|
+#define OCD_AXC_DIV_START 0
|
|
|
+#define OCD_AXC_DIV_SIZE 4
|
|
|
+#define OCD_AXC_AXE_BIT 8
|
|
|
+#define OCD_AXC_AXS_BIT 9
|
|
|
+#define OCD_AXC_DDR_BIT 10
|
|
|
+#define OCD_AXC_LS_BIT 11
|
|
|
+#define OCD_AXC_REX_BIT 12
|
|
|
+#define OCD_AXC_REXTEN_BIT 13
|
|
|
+
|
|
|
+/* Constants for DC:EIC */
|
|
|
+#define OCD_EIC_PROGRAM_AND_DATA_TRACE 0
|
|
|
+#define OCD_EIC_BREAKPOINT 1
|
|
|
+#define OCD_EIC_NOP 2
|
|
|
+
|
|
|
+/* Constants for DC:OVC */
|
|
|
+#define OCD_OVC_OVERRUN 0
|
|
|
+#define OCD_OVC_DELAY_CPU_BTM 1
|
|
|
+#define OCD_OVC_DELAY_CPU_DTM 2
|
|
|
+#define OCD_OVC_DELAY_CPU_BTM_DTM 3
|
|
|
+
|
|
|
+/* Constants for DC:EOS */
|
|
|
+#define OCD_EOS_NOP 0
|
|
|
+#define OCD_EOS_DEBUG_MODE 1
|
|
|
+#define OCD_EOS_BREAKPOINT_WATCHPOINT 2
|
|
|
+#define OCD_EOS_THQ 3
|
|
|
+
|
|
|
+/* Constants for RWCS:NTBC */
|
|
|
+#define OCD_NTBC_OVERWRITE 0
|
|
|
+#define OCD_NTBC_DISABLE 1
|
|
|
+#define OCD_NTBC_BREAKPOINT 2
|
|
|
+
|
|
|
+/* Constants for RWCS:CCTRL */
|
|
|
+#define OCD_CCTRL_AUTO 0
|
|
|
+#define OCD_CCTRL_CACHED 1
|
|
|
+#define OCD_CCTRL_UNCACHED 2
|
|
|
+
|
|
|
+/* Constants for RWCS:SZ */
|
|
|
+#define OCD_SZ_BYTE 0
|
|
|
+#define OCD_SZ_HALFWORD 1
|
|
|
+#define OCD_SZ_WORD 2
|
|
|
+
|
|
|
+/* Constants for WT:PTS */
|
|
|
+#define OCD_PTS_DISABLED 0
|
|
|
+#define OCD_PTS_PROGRAM_0B 1
|
|
|
+#define OCD_PTS_PROGRAM_1A 2
|
|
|
+#define OCD_PTS_PROGRAM_1B 3
|
|
|
+#define OCD_PTS_PROGRAM_2A 4
|
|
|
+#define OCD_PTS_PROGRAM_2B 5
|
|
|
+#define OCD_PTS_DATA_3A 6
|
|
|
+#define OCD_PTS_DATA_3B 7
|
|
|
+
|
|
|
+/* Constants for DTC:RWT1 */
|
|
|
+#define OCD_RWT1_NO_TRACE 0
|
|
|
+#define OCD_RWT1_DATA_READ 1
|
|
|
+#define OCD_RWT1_DATA_WRITE 2
|
|
|
+#define OCD_RWT1_DATA_READ_WRITE 3
|
|
|
+
|
|
|
+/* Constants for DTC:RWT0 */
|
|
|
+#define OCD_RWT0_NO_TRACE 0
|
|
|
+#define OCD_RWT0_DATA_READ 1
|
|
|
+#define OCD_RWT0_DATA_WRITE 2
|
|
|
+#define OCD_RWT0_DATA_READ_WRITE 3
|
|
|
+
|
|
|
+/* Constants for BWC0A:BWE */
|
|
|
+#define OCD_BWE_DISABLED 0
|
|
|
+#define OCD_BWE_BREAKPOINT_ENABLED 1
|
|
|
+#define OCD_BWE_WATCHPOINT_ENABLED 3
|
|
|
+
|
|
|
+/* Constants for BWC0B:BWE */
|
|
|
+#define OCD_BWE_DISABLED 0
|
|
|
+#define OCD_BWE_BREAKPOINT_ENABLED 1
|
|
|
+#define OCD_BWE_WATCHPOINT_ENABLED 3
|
|
|
+
|
|
|
+/* Constants for BWC1A:BWE */
|
|
|
+#define OCD_BWE_DISABLED 0
|
|
|
+#define OCD_BWE_BREAKPOINT_ENABLED 1
|
|
|
+#define OCD_BWE_WATCHPOINT_ENABLED 3
|
|
|
+
|
|
|
+/* Constants for BWC1B:BWE */
|
|
|
+#define OCD_BWE_DISABLED 0
|
|
|
+#define OCD_BWE_BREAKPOINT_ENABLED 1
|
|
|
+#define OCD_BWE_WATCHPOINT_ENABLED 3
|
|
|
+
|
|
|
+/* Constants for BWC2A:BWE */
|
|
|
+#define OCD_BWE_DISABLED 0
|
|
|
+#define OCD_BWE_BREAKPOINT_ENABLED 1
|
|
|
+#define OCD_BWE_WATCHPOINT_ENABLED 3
|
|
|
+
|
|
|
+/* Constants for BWC2B:BWE */
|
|
|
+#define OCD_BWE_DISABLED 0
|
|
|
+#define OCD_BWE_BREAKPOINT_ENABLED 1
|
|
|
+#define OCD_BWE_WATCHPOINT_ENABLED 3
|
|
|
+
|
|
|
+/* Constants for BWC3A:SIZE */
|
|
|
+#define OCD_SIZE_BYTE_ACCESS 4
|
|
|
+#define OCD_SIZE_HALFWORD_ACCESS 5
|
|
|
+#define OCD_SIZE_WORD_ACCESS 6
|
|
|
+#define OCD_SIZE_DOUBLE_WORD_ACCESS 7
|
|
|
+
|
|
|
+/* Constants for BWC3A:BRW */
|
|
|
+#define OCD_BRW_READ_BREAK 0
|
|
|
+#define OCD_BRW_WRITE_BREAK 1
|
|
|
+#define OCD_BRW_ANY_ACCES_BREAK 2
|
|
|
+
|
|
|
+/* Constants for BWC3A:BWE */
|
|
|
+#define OCD_BWE_DISABLED 0
|
|
|
+#define OCD_BWE_BREAKPOINT_ENABLED 1
|
|
|
+#define OCD_BWE_WATCHPOINT_ENABLED 3
|
|
|
+
|
|
|
+/* Constants for BWC3B:SIZE */
|
|
|
+#define OCD_SIZE_BYTE_ACCESS 4
|
|
|
+#define OCD_SIZE_HALFWORD_ACCESS 5
|
|
|
+#define OCD_SIZE_WORD_ACCESS 6
|
|
|
+#define OCD_SIZE_DOUBLE_WORD_ACCESS 7
|
|
|
+
|
|
|
+/* Constants for BWC3B:BRW */
|
|
|
+#define OCD_BRW_READ_BREAK 0
|
|
|
+#define OCD_BRW_WRITE_BREAK 1
|
|
|
+#define OCD_BRW_ANY_ACCES_BREAK 2
|
|
|
+
|
|
|
+/* Constants for BWC3B:BWE */
|
|
|
+#define OCD_BWE_DISABLED 0
|
|
|
+#define OCD_BWE_BREAKPOINT_ENABLED 1
|
|
|
+#define OCD_BWE_WATCHPOINT_ENABLED 3
|
|
|
+
|
|
|
+/* Constants for EPC0:RNG */
|
|
|
+#define OCD_RNG_DISABLED 0
|
|
|
+#define OCD_RNG_EXCLUSIVE 1
|
|
|
+#define OCD_RNG_INCLUSIVE 2
|
|
|
+
|
|
|
+/* Constants for EPC1:RNG */
|
|
|
+#define OCD_RNG_DISABLED 0
|
|
|
+#define OCD_RNG_EXCLUSIVE 1
|
|
|
+#define OCD_RNG_INCLUSIVE 2
|
|
|
+
|
|
|
+/* Constants for EPC2:RNG */
|
|
|
+#define OCD_RNG_DISABLED 0
|
|
|
+#define OCD_RNG_EXCLUSIVE 1
|
|
|
+#define OCD_RNG_INCLUSIVE 2
|
|
|
+
|