|
@@ -197,3 +197,77 @@ struct fb_clut {
|
|
|
__u32 clutid;
|
|
|
__u32 offset;
|
|
|
__u32 count;
|
|
|
+ char * red;
|
|
|
+ char * green;
|
|
|
+ char * blue;
|
|
|
+};
|
|
|
+
|
|
|
+struct fb_clut32 {
|
|
|
+ __u32 flag;
|
|
|
+ __u32 clutid;
|
|
|
+ __u32 offset;
|
|
|
+ __u32 count;
|
|
|
+ __u32 red;
|
|
|
+ __u32 green;
|
|
|
+ __u32 blue;
|
|
|
+};
|
|
|
+
|
|
|
+#define LEO_CLUTALLOC _IOWR('L', 53, struct fb_clut_alloc)
|
|
|
+#define LEO_CLUTFREE _IOW('L', 54, struct fb_clut_alloc)
|
|
|
+#define LEO_CLUTREAD _IOW('L', 55, struct fb_clut)
|
|
|
+#define LEO_CLUTPOST _IOW('L', 56, struct fb_clut)
|
|
|
+#define LEO_SETGAMMA _IOW('L', 68, int) /* Not yet implemented */
|
|
|
+#define LEO_GETGAMMA _IOR('L', 69, int) /* Not yet implemented */
|
|
|
+
|
|
|
+#ifdef __KERNEL__
|
|
|
+/* Addresses on the fd of a cgsix that are mappable */
|
|
|
+#define CG6_FBC 0x70000000
|
|
|
+#define CG6_TEC 0x70001000
|
|
|
+#define CG6_BTREGS 0x70002000
|
|
|
+#define CG6_FHC 0x70004000
|
|
|
+#define CG6_THC 0x70005000
|
|
|
+#define CG6_ROM 0x70006000
|
|
|
+#define CG6_RAM 0x70016000
|
|
|
+#define CG6_DHC 0x80000000
|
|
|
+
|
|
|
+#define CG3_MMAP_OFFSET 0x4000000
|
|
|
+
|
|
|
+/* Addresses on the fd of a tcx that are mappable */
|
|
|
+#define TCX_RAM8BIT 0x00000000
|
|
|
+#define TCX_RAM24BIT 0x01000000
|
|
|
+#define TCX_UNK3 0x10000000
|
|
|
+#define TCX_UNK4 0x20000000
|
|
|
+#define TCX_CONTROLPLANE 0x28000000
|
|
|
+#define TCX_UNK6 0x30000000
|
|
|
+#define TCX_UNK7 0x38000000
|
|
|
+#define TCX_TEC 0x70000000
|
|
|
+#define TCX_BTREGS 0x70002000
|
|
|
+#define TCX_THC 0x70004000
|
|
|
+#define TCX_DHC 0x70008000
|
|
|
+#define TCX_ALT 0x7000a000
|
|
|
+#define TCX_SYNC 0x7000e000
|
|
|
+#define TCX_UNK2 0x70010000
|
|
|
+
|
|
|
+/* CG14 definitions */
|
|
|
+
|
|
|
+/* Offsets into the OBIO space: */
|
|
|
+#define CG14_REGS 0 /* registers */
|
|
|
+#define CG14_CURSORREGS 0x1000 /* cursor registers */
|
|
|
+#define CG14_DACREGS 0x2000 /* DAC registers */
|
|
|
+#define CG14_XLUT 0x3000 /* X Look Up Table -- ??? */
|
|
|
+#define CG14_CLUT1 0x4000 /* Color Look Up Table */
|
|
|
+#define CG14_CLUT2 0x5000 /* Color Look Up Table */
|
|
|
+#define CG14_CLUT3 0x6000 /* Color Look Up Table */
|
|
|
+#define CG14_AUTO 0xf000
|
|
|
+
|
|
|
+#endif /* KERNEL */
|
|
|
+
|
|
|
+/* These are exported to userland for applications to use */
|
|
|
+/* Mappable offsets for the cg14: control registers */
|
|
|
+#define MDI_DIRECT_MAP 0x10000000
|
|
|
+#define MDI_CTLREG_MAP 0x20000000
|
|
|
+#define MDI_CURSOR_MAP 0x30000000
|
|
|
+#define MDI_SHDW_VRT_MAP 0x40000000
|
|
|
+
|
|
|
+/* Mappable offsets for the cg14: frame buffer resolutions */
|
|
|
+/* 32 bits */
|