|
|
@@ -707,3 +707,110 @@ static struct omap_ball __initdata omap4_core_cbl_ball[] = {
|
|
|
_OMAP4_BALLENTRY(UNIPRO_TY0, "g25", NULL),
|
|
|
_OMAP4_BALLENTRY(UNIPRO_TX1, "h26", NULL),
|
|
|
_OMAP4_BALLENTRY(UNIPRO_TY1, "h25", NULL),
|
|
|
+ _OMAP4_BALLENTRY(UNIPRO_TX2, "j27", NULL),
|
|
|
+ _OMAP4_BALLENTRY(UNIPRO_TY2, "h27", NULL),
|
|
|
+ _OMAP4_BALLENTRY(UNIPRO_RX0, "j26", NULL),
|
|
|
+ _OMAP4_BALLENTRY(UNIPRO_RY0, "j25", NULL),
|
|
|
+ _OMAP4_BALLENTRY(UNIPRO_RX1, "k26", NULL),
|
|
|
+ _OMAP4_BALLENTRY(UNIPRO_RY1, "k25", NULL),
|
|
|
+ _OMAP4_BALLENTRY(UNIPRO_RX2, "l27", NULL),
|
|
|
+ _OMAP4_BALLENTRY(UNIPRO_RY2, "k27", NULL),
|
|
|
+ _OMAP4_BALLENTRY(USBA0_OTG_CE, "c3", NULL),
|
|
|
+ _OMAP4_BALLENTRY(USBA0_OTG_DP, "b5", NULL),
|
|
|
+ _OMAP4_BALLENTRY(USBA0_OTG_DM, "b4", NULL),
|
|
|
+ _OMAP4_BALLENTRY(FREF_CLK1_OUT, "aa28", NULL),
|
|
|
+ _OMAP4_BALLENTRY(FREF_CLK2_OUT, "y28", NULL),
|
|
|
+ _OMAP4_BALLENTRY(SYS_NIRQ1, "ae6", NULL),
|
|
|
+ _OMAP4_BALLENTRY(SYS_NIRQ2, "af6", NULL),
|
|
|
+ _OMAP4_BALLENTRY(SYS_BOOT0, "f26", NULL),
|
|
|
+ _OMAP4_BALLENTRY(SYS_BOOT1, "e27", NULL),
|
|
|
+ _OMAP4_BALLENTRY(SYS_BOOT2, "e26", NULL),
|
|
|
+ _OMAP4_BALLENTRY(SYS_BOOT3, "e25", NULL),
|
|
|
+ _OMAP4_BALLENTRY(SYS_BOOT4, "d28", NULL),
|
|
|
+ _OMAP4_BALLENTRY(SYS_BOOT5, "d27", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU0, "m2", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU1, "n2", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU2, "p2", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU3, "v1", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU4, "v2", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU5, "w1", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU6, "w2", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU7, "w3", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU8, "w4", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU9, "y2", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU10, "y3", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU11, "y4", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU12, "aa1", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU13, "aa2", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU14, "aa3", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU15, "aa4", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU16, "ab2", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU17, "ab3", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU18, "ab4", NULL),
|
|
|
+ _OMAP4_BALLENTRY(DPM_EMU19, "ac4", NULL),
|
|
|
+ { .reg_offset = OMAP_MUX_TERMINATOR },
|
|
|
+};
|
|
|
+#else
|
|
|
+#define omap4_core_cbl_ball NULL
|
|
|
+#endif
|
|
|
+
|
|
|
+/*
|
|
|
+ * Signals different on ES2.0 compared to superset
|
|
|
+ */
|
|
|
+static struct omap_mux __initdata omap4_es2_core_subset[] = {
|
|
|
+ _OMAP4_MUXENTRY(GPMC_AD8, 32, "gpmc_ad8", "kpd_row0", "c2c_data15",
|
|
|
+ "gpio_32", NULL, "sdmmc1_dat0", NULL, NULL),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_AD9, 33, "gpmc_ad9", "kpd_row1", "c2c_data14",
|
|
|
+ "gpio_33", NULL, "sdmmc1_dat1", NULL, NULL),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_AD10, 34, "gpmc_ad10", "kpd_row2", "c2c_data13",
|
|
|
+ "gpio_34", NULL, "sdmmc1_dat2", NULL, NULL),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_AD11, 35, "gpmc_ad11", "kpd_row3", "c2c_data12",
|
|
|
+ "gpio_35", NULL, "sdmmc1_dat3", NULL, NULL),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_AD12, 36, "gpmc_ad12", "kpd_col0", "c2c_data11",
|
|
|
+ "gpio_36", NULL, "sdmmc1_dat4", NULL, NULL),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_AD13, 37, "gpmc_ad13", "kpd_col1", "c2c_data10",
|
|
|
+ "gpio_37", NULL, "sdmmc1_dat5", NULL, NULL),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_AD14, 38, "gpmc_ad14", "kpd_col2", "c2c_data9",
|
|
|
+ "gpio_38", NULL, "sdmmc1_dat6", NULL, NULL),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_AD15, 39, "gpmc_ad15", "kpd_col3", "c2c_data8",
|
|
|
+ "gpio_39", NULL, "sdmmc1_dat7", NULL, NULL),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_A16, 40, "gpmc_a16", "kpd_row4", "c2c_datain0",
|
|
|
+ "gpio_40", "venc_656_data0", NULL, NULL, "safe_mode"),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_A24, 48, "gpmc_a24", "kpd_col8", "c2c_clkout0",
|
|
|
+ "gpio_48", NULL, NULL, NULL, "safe_mode"),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_NCS2, 52, "gpmc_ncs2", "kpd_row8",
|
|
|
+ "c2c_dataout7", "gpio_52", NULL, NULL, NULL,
|
|
|
+ "safe_mode"),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_CLK, 55, "gpmc_clk", NULL, NULL, "gpio_55",
|
|
|
+ "sys_ndmareq2", "sdmmc1_cmd", NULL, NULL),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_NADV_ALE, 56, "gpmc_nadv_ale", "dsi1_te1", NULL,
|
|
|
+ "gpio_56", "sys_ndmareq3", "sdmmc1_clk", NULL, NULL),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_WAIT2, 100, "gpmc_wait2", "usbc1_icusb_txen",
|
|
|
+ "c2c_dataout3", "gpio_100", "sys_ndmareq0", NULL,
|
|
|
+ NULL, "safe_mode"),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_NCS4, 101, "gpmc_ncs4", "dsi1_te0", "c2c_clkin0",
|
|
|
+ "gpio_101", "sys_ndmareq1", NULL, NULL, "safe_mode"),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_NCS5, 102, "gpmc_ncs5", "dsi1_te1", "c2c_clkin1",
|
|
|
+ "gpio_102", "sys_ndmareq2", NULL, NULL, "safe_mode"),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_NCS6, 103, "gpmc_ncs6", "dsi2_te0",
|
|
|
+ "c2c_dataout0", "gpio_103", "sys_ndmareq3", NULL,
|
|
|
+ NULL, "safe_mode"),
|
|
|
+ _OMAP4_MUXENTRY(GPMC_NCS7, 104, "gpmc_ncs7", "dsi2_te1",
|
|
|
+ "c2c_dataout1", "gpio_104", NULL, NULL, NULL,
|
|
|
+ "safe_mode"),
|
|
|
+ _OMAP4_MUXENTRY(USBB1_ULPITLL_DAT0, 88, "usbb1_ulpitll_dat0",
|
|
|
+ "hsi1_acwake", "mcbsp4_clkx", "gpio_88",
|
|
|
+ "usbb1_ulpiphy_dat0", "usbb1_mm_txen", "hw_dbg24",
|
|
|
+ "safe_mode"),
|
|
|
+ _OMAP4_MUXENTRY(USBB1_ULPITLL_DAT1, 89, "usbb1_ulpitll_dat1",
|
|
|
+ "hsi1_acdata", "mcbsp4_dx", "gpio_89",
|
|
|
+ "usbb1_ulpiphy_dat1", "usbb1_mm_txdat", "hw_dbg25",
|
|
|
+ "safe_mode"),
|
|
|
+ _OMAP4_MUXENTRY(USBB1_ULPITLL_DAT2, 90, "usbb1_ulpitll_dat2",
|
|
|
+ "hsi1_acflag", "mcbsp4_dr", "gpio_90",
|
|
|
+ "usbb1_ulpiphy_dat2", "usbb1_mm_txse0", "hw_dbg26",
|
|
|
+ "safe_mode"),
|
|
|
+ _OMAP4_MUXENTRY(USBB1_ULPITLL_DAT3, 91, "usbb1_ulpitll_dat3",
|
|
|
+ "hsi1_caready", NULL, "gpio_91", "usbb1_ulpiphy_dat3",
|
|
|
+ "usbb1_mm_rxrcv", "hw_dbg27", "safe_mode"),
|
|
|
+ _OMAP4_MUXENTRY(ABE_DMIC_CLK1, 119, "abe_dmic_clk1", NULL, NULL,
|
