|
@@ -2137,3 +2137,109 @@
|
|
#define OMAP4430_WKUPDEP_SLIMBUS2_IRQ_MPU_SHIFT 0
|
|
#define OMAP4430_WKUPDEP_SLIMBUS2_IRQ_MPU_SHIFT 0
|
|
#define OMAP4430_WKUPDEP_SLIMBUS2_IRQ_MPU_MASK (1 << 0)
|
|
#define OMAP4430_WKUPDEP_SLIMBUS2_IRQ_MPU_MASK (1 << 0)
|
|
|
|
|
|
|
|
+/* Used by PM_L4PER_SLIMBUS2_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_SLIMBUS2_IRQ_TESLA_SHIFT 2
|
|
|
|
+#define OMAP4430_WKUPDEP_SLIMBUS2_IRQ_TESLA_MASK (1 << 2)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ALWON_SR_CORE_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_SR_CORE_DUCATI_SHIFT 1
|
|
|
|
+#define OMAP4430_WKUPDEP_SR_CORE_DUCATI_MASK (1 << 1)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ALWON_SR_CORE_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_SR_CORE_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_SR_CORE_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ALWON_SR_IVA_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_SR_IVA_DUCATI_SHIFT 1
|
|
|
|
+#define OMAP4430_WKUPDEP_SR_IVA_DUCATI_MASK (1 << 1)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ALWON_SR_IVA_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_SR_IVA_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_SR_IVA_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ALWON_SR_MPU_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_SR_MPU_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_SR_MPU_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_WKUP_TIMER12_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER12_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER12_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_WKUP_TIMER1_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER1_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER1_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_TIMER5_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER5_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER5_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_TIMER5_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER5_TESLA_SHIFT 2
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER5_TESLA_MASK (1 << 2)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_TIMER6_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER6_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER6_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_TIMER6_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER6_TESLA_SHIFT 2
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER6_TESLA_MASK (1 << 2)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_TIMER7_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER7_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER7_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_TIMER7_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER7_TESLA_SHIFT 2
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER7_TESLA_MASK (1 << 2)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_TIMER8_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER8_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER8_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_TIMER8_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER8_TESLA_SHIFT 2
|
|
|
|
+#define OMAP4430_WKUPDEP_TIMER8_TESLA_MASK (1 << 2)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_UART1_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_UART1_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_UART1_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_UART1_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_UART1_SDMA_SHIFT 3
|
|
|
|
+#define OMAP4430_WKUPDEP_UART1_SDMA_MASK (1 << 3)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_UART2_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_UART2_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_UART2_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_UART2_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_UART2_SDMA_SHIFT 3
|
|
|
|
+#define OMAP4430_WKUPDEP_UART2_SDMA_MASK (1 << 3)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_UART3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_UART3_DUCATI_SHIFT 1
|
|
|
|
+#define OMAP4430_WKUPDEP_UART3_DUCATI_MASK (1 << 1)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_UART3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_UART3_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_UART3_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_UART3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_UART3_SDMA_SHIFT 3
|
|
|
|
+#define OMAP4430_WKUPDEP_UART3_SDMA_MASK (1 << 3)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_UART3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_UART3_TESLA_SHIFT 2
|
|
|
|
+#define OMAP4430_WKUPDEP_UART3_TESLA_MASK (1 << 2)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_UART4_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_UART4_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_UART4_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_UART4_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_UART4_SDMA_SHIFT 3
|
|
|
|
+#define OMAP4430_WKUPDEP_UART4_SDMA_MASK (1 << 3)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L3INIT_UNIPRO1_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_UNIPRO1_DUCATI_SHIFT 1
|