| 
					
				 | 
			
			
				@@ -1501,3 +1501,73 @@ static struct omap_hwmod_class omap3xxx_mailbox_hwmod_class = { 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				 	.sysc = &omap3xxx_mailbox_sysc, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				 }; 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				  
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+static struct omap_hwmod_irq_info omap3xxx_mailbox_irqs[] = { 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	{ .irq = 26 + OMAP_INTC_START, }, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	{ .irq = -1 }, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+}; 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+ 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+static struct omap_hwmod omap3xxx_mailbox_hwmod = { 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.name		= "mailbox", 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.class		= &omap3xxx_mailbox_hwmod_class, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.mpu_irqs	= omap3xxx_mailbox_irqs, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.main_clk	= "mailboxes_ick", 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.prcm		= { 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+		.omap2 = { 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+			.prcm_reg_id = 1, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+			.module_bit = OMAP3430_EN_MAILBOXES_SHIFT, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+			.module_offs = CORE_MOD, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+			.idlest_reg_id = 1, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+			.idlest_idle_bit = OMAP3430_ST_MAILBOXES_SHIFT, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+		}, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	}, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+}; 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+ 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+/* 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+ * 'mcspi' class 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+ * multichannel serial port interface (mcspi) / master/slave synchronous serial 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+ * bus 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+ */ 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+ 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+static struct omap_hwmod_class_sysconfig omap34xx_mcspi_sysc = { 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.rev_offs	= 0x0000, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.sysc_offs	= 0x0010, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.syss_offs	= 0x0014, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.sysc_flags	= (SYSC_HAS_CLOCKACTIVITY | SYSC_HAS_SIDLEMODE | 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+				SYSC_HAS_ENAWAKEUP | SYSC_HAS_SOFTRESET | 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+				SYSC_HAS_AUTOIDLE | SYSS_HAS_RESET_STATUS), 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.idlemodes	= (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART), 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.sysc_fields    = &omap_hwmod_sysc_type1, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+}; 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+ 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+static struct omap_hwmod_class omap34xx_mcspi_class = { 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.name = "mcspi", 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.sysc = &omap34xx_mcspi_sysc, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.rev = OMAP3_MCSPI_REV, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+}; 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+ 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+/* mcspi1 */ 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+static struct omap2_mcspi_dev_attr omap_mcspi1_dev_attr = { 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.num_chipselect = 4, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+}; 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+ 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+static struct omap_hwmod omap34xx_mcspi1 = { 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.name		= "mcspi1", 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.mpu_irqs	= omap2_mcspi1_mpu_irqs, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.sdma_reqs	= omap2_mcspi1_sdma_reqs, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.main_clk	= "mcspi1_fck", 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.prcm		= { 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+		.omap2 = { 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+			.module_offs = CORE_MOD, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+			.prcm_reg_id = 1, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+			.module_bit = OMAP3430_EN_MCSPI1_SHIFT, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+			.idlest_reg_id = 1, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+			.idlest_idle_bit = OMAP3430_ST_MCSPI1_SHIFT, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+		}, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	}, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.class		= &omap34xx_mcspi_class, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.dev_attr       = &omap_mcspi1_dev_attr, 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+}; 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+ 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+/* mcspi2 */ 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+static struct omap2_mcspi_dev_attr omap_mcspi2_dev_attr = { 
			 | 
		
	
		
			
				 | 
				 | 
			
			
				+	.num_chipselect = 2, 
			 |