|
@@ -1653,3 +1653,121 @@ same as the fault fields in the FAR */
|
|
#define HIT_MASK 0x01
|
|
#define HIT_MASK 0x01
|
|
#define INDEX_MASK 0xFF
|
|
#define INDEX_MASK 0xFF
|
|
|
|
|
|
|
|
+
|
|
|
|
+/* V2Pxx */
|
|
|
|
+#define V2Pxx_INDEX_MASK 0xFF
|
|
|
|
+#define V2Pxx_VA_MASK 0x000FFFFF
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* Context Register Shifts */
|
|
|
|
+/* ACTLR */
|
|
|
|
+#define CFERE_SHIFT 0
|
|
|
|
+#define CFEIE_SHIFT 1
|
|
|
|
+#define PTSHCFG_SHIFT 2
|
|
|
|
+#define RCOSH_SHIFT 4
|
|
|
|
+#define RCISH_SHIFT 5
|
|
|
|
+#define RCNSH_SHIFT 6
|
|
|
|
+#define PRIVCFG_SHIFT 8
|
|
|
|
+#define DNA_SHIFT 10
|
|
|
|
+#define DNLV2PA_SHIFT 11
|
|
|
|
+#define TLBMCFG_SHIFT 12
|
|
|
|
+#define CFCFG_SHIFT 14
|
|
|
|
+#define TIPCF_SHIFT 15
|
|
|
|
+#define V2PCFG_SHIFT 16
|
|
|
|
+#define HUME_SHIFT 18
|
|
|
|
+#define PTMTCFG_SHIFT 20
|
|
|
|
+#define PTMEMTYPE_SHIFT 21
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* BFBCR */
|
|
|
|
+#define BFBDFE_SHIFT 0
|
|
|
|
+#define BFBSFE_SHIFT 1
|
|
|
|
+#define SFVS_SHIFT 2
|
|
|
|
+#define FLVIC_SHIFT 4
|
|
|
|
+#define SLVIC_SHIFT 8
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* CONTEXTIDR */
|
|
|
|
+#define CONTEXTIDR_ASID_SHIFT 0
|
|
|
|
+#define PROCID_SHIFT 8
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* FSR */
|
|
|
|
+#define TF_SHIFT 1
|
|
|
|
+#define AFF_SHIFT 2
|
|
|
|
+#define APF_SHIFT 3
|
|
|
|
+#define TLBMF_SHIFT 4
|
|
|
|
+#define HTWDEEF_SHIFT 5
|
|
|
|
+#define HTWSEEF_SHIFT 6
|
|
|
|
+#define MHF_SHIFT 7
|
|
|
|
+#define SL_SHIFT 16
|
|
|
|
+#define SS_SHIFT 30
|
|
|
|
+#define MULTI_SHIFT 31
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* FSYNR0 */
|
|
|
|
+#define AMID_SHIFT 0
|
|
|
|
+#define APID_SHIFT 8
|
|
|
|
+#define ABID_SHIFT 13
|
|
|
|
+#define ATID_SHIFT 24
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* FSYNR1 */
|
|
|
|
+#define AMEMTYPE_SHIFT 0
|
|
|
|
+#define ASHARED_SHIFT 3
|
|
|
|
+#define AINNERSHARED_SHIFT 4
|
|
|
|
+#define APRIV_SHIFT 5
|
|
|
|
+#define APROTNS_SHIFT 6
|
|
|
|
+#define AINST_SHIFT 7
|
|
|
|
+#define AWRITE_SHIFT 8
|
|
|
|
+#define ABURST_SHIFT 10
|
|
|
|
+#define ALEN_SHIFT 12
|
|
|
|
+#define FSYNR1_ASIZE_SHIFT 16
|
|
|
|
+#define ALOCK_SHIFT 20
|
|
|
|
+#define AFULL_SHIFT 24
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* NMRR */
|
|
|
|
+#define ICPC0_SHIFT 0
|
|
|
|
+#define ICPC1_SHIFT 2
|
|
|
|
+#define ICPC2_SHIFT 4
|
|
|
|
+#define ICPC3_SHIFT 6
|
|
|
|
+#define ICPC4_SHIFT 8
|
|
|
|
+#define ICPC5_SHIFT 10
|
|
|
|
+#define ICPC6_SHIFT 12
|
|
|
|
+#define ICPC7_SHIFT 14
|
|
|
|
+#define OCPC0_SHIFT 16
|
|
|
|
+#define OCPC1_SHIFT 18
|
|
|
|
+#define OCPC2_SHIFT 20
|
|
|
|
+#define OCPC3_SHIFT 22
|
|
|
|
+#define OCPC4_SHIFT 24
|
|
|
|
+#define OCPC5_SHIFT 26
|
|
|
|
+#define OCPC6_SHIFT 28
|
|
|
|
+#define OCPC7_SHIFT 30
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* PAR */
|
|
|
|
+#define FAULT_SHIFT 0
|
|
|
|
+/* If a fault is present, these are the
|
|
|
|
+same as the fault fields in the FAR */
|
|
|
|
+#define FAULT_TF_SHIFT 1
|
|
|
|
+#define FAULT_AFF_SHIFT 2
|
|
|
|
+#define FAULT_APF_SHIFT 3
|
|
|
|
+#define FAULT_TLBMF_SHIFT 4
|
|
|
|
+#define FAULT_HTWDEEF_SHIFT 5
|
|
|
|
+#define FAULT_HTWSEEF_SHIFT 6
|
|
|
|
+#define FAULT_MHF_SHIFT 7
|
|
|
|
+#define FAULT_SL_SHIFT 16
|
|
|
|
+#define FAULT_SS_SHIFT 30
|
|
|
|
+
|
|
|
|
+/* If NO fault is present, the following
|
|
|
|
+ * fields are in effect
|
|
|
|
+ * (FAULT remains as before) */
|
|
|
|
+#define PAR_NOFAULT_SS_SHIFT 1
|
|
|
|
+#define PAR_NOFAULT_MT_SHIFT 4
|
|
|
|
+#define PAR_NOFAULT_SH_SHIFT 7
|
|
|
|
+#define PAR_NOFAULT_NS_SHIFT 9
|
|
|
|
+#define PAR_NOFAULT_NOS_SHIFT 10
|
|
|
|
+#define PAR_NPFAULT_PA_SHIFT 12
|
|
|
|
+
|
|
|
|
+
|