|
@@ -759,3 +759,111 @@ static struct resource ac97_resources[] = {
|
|
|
static struct platform_device at91sam9263_ac97_device = {
|
|
|
.name = "atmel_ac97c",
|
|
|
.id = 0,
|
|
|
+ .dev = {
|
|
|
+ .dma_mask = &ac97_dmamask,
|
|
|
+ .coherent_dma_mask = DMA_BIT_MASK(32),
|
|
|
+ .platform_data = &ac97_data,
|
|
|
+ },
|
|
|
+ .resource = ac97_resources,
|
|
|
+ .num_resources = ARRAY_SIZE(ac97_resources),
|
|
|
+};
|
|
|
+
|
|
|
+void __init at91_add_device_ac97(struct ac97c_platform_data *data)
|
|
|
+{
|
|
|
+ if (!data)
|
|
|
+ return;
|
|
|
+
|
|
|
+ at91_set_A_periph(AT91_PIN_PB0, 0); /* AC97FS */
|
|
|
+ at91_set_A_periph(AT91_PIN_PB1, 0); /* AC97CK */
|
|
|
+ at91_set_A_periph(AT91_PIN_PB2, 0); /* AC97TX */
|
|
|
+ at91_set_A_periph(AT91_PIN_PB3, 0); /* AC97RX */
|
|
|
+
|
|
|
+ /* reset */
|
|
|
+ if (gpio_is_valid(data->reset_pin))
|
|
|
+ at91_set_gpio_output(data->reset_pin, 0);
|
|
|
+
|
|
|
+ ac97_data = *data;
|
|
|
+ platform_device_register(&at91sam9263_ac97_device);
|
|
|
+}
|
|
|
+#else
|
|
|
+void __init at91_add_device_ac97(struct ac97c_platform_data *data) {}
|
|
|
+#endif
|
|
|
+
|
|
|
+/* --------------------------------------------------------------------
|
|
|
+ * CAN Controller
|
|
|
+ * -------------------------------------------------------------------- */
|
|
|
+
|
|
|
+#if defined(CONFIG_CAN_AT91) || defined(CONFIG_CAN_AT91_MODULE)
|
|
|
+static struct resource can_resources[] = {
|
|
|
+ [0] = {
|
|
|
+ .start = AT91SAM9263_BASE_CAN,
|
|
|
+ .end = AT91SAM9263_BASE_CAN + SZ_16K - 1,
|
|
|
+ .flags = IORESOURCE_MEM,
|
|
|
+ },
|
|
|
+ [1] = {
|
|
|
+ .start = NR_IRQS_LEGACY + AT91SAM9263_ID_CAN,
|
|
|
+ .end = NR_IRQS_LEGACY + AT91SAM9263_ID_CAN,
|
|
|
+ .flags = IORESOURCE_IRQ,
|
|
|
+ },
|
|
|
+};
|
|
|
+
|
|
|
+static struct platform_device at91sam9263_can_device = {
|
|
|
+ .name = "at91_can",
|
|
|
+ .id = -1,
|
|
|
+ .resource = can_resources,
|
|
|
+ .num_resources = ARRAY_SIZE(can_resources),
|
|
|
+};
|
|
|
+
|
|
|
+void __init at91_add_device_can(struct at91_can_data *data)
|
|
|
+{
|
|
|
+ at91_set_A_periph(AT91_PIN_PA13, 0); /* CANTX */
|
|
|
+ at91_set_A_periph(AT91_PIN_PA14, 0); /* CANRX */
|
|
|
+ at91sam9263_can_device.dev.platform_data = data;
|
|
|
+
|
|
|
+ platform_device_register(&at91sam9263_can_device);
|
|
|
+}
|
|
|
+#else
|
|
|
+void __init at91_add_device_can(struct at91_can_data *data) {}
|
|
|
+#endif
|
|
|
+
|
|
|
+/* --------------------------------------------------------------------
|
|
|
+ * LCD Controller
|
|
|
+ * -------------------------------------------------------------------- */
|
|
|
+
|
|
|
+#if defined(CONFIG_FB_ATMEL) || defined(CONFIG_FB_ATMEL_MODULE)
|
|
|
+static u64 lcdc_dmamask = DMA_BIT_MASK(32);
|
|
|
+static struct atmel_lcdfb_info lcdc_data;
|
|
|
+
|
|
|
+static struct resource lcdc_resources[] = {
|
|
|
+ [0] = {
|
|
|
+ .start = AT91SAM9263_LCDC_BASE,
|
|
|
+ .end = AT91SAM9263_LCDC_BASE + SZ_4K - 1,
|
|
|
+ .flags = IORESOURCE_MEM,
|
|
|
+ },
|
|
|
+ [1] = {
|
|
|
+ .start = NR_IRQS_LEGACY + AT91SAM9263_ID_LCDC,
|
|
|
+ .end = NR_IRQS_LEGACY + AT91SAM9263_ID_LCDC,
|
|
|
+ .flags = IORESOURCE_IRQ,
|
|
|
+ },
|
|
|
+};
|
|
|
+
|
|
|
+static struct platform_device at91_lcdc_device = {
|
|
|
+ .name = "atmel_lcdfb",
|
|
|
+ .id = 0,
|
|
|
+ .dev = {
|
|
|
+ .dma_mask = &lcdc_dmamask,
|
|
|
+ .coherent_dma_mask = DMA_BIT_MASK(32),
|
|
|
+ .platform_data = &lcdc_data,
|
|
|
+ },
|
|
|
+ .resource = lcdc_resources,
|
|
|
+ .num_resources = ARRAY_SIZE(lcdc_resources),
|
|
|
+};
|
|
|
+
|
|
|
+void __init at91_add_device_lcdc(struct atmel_lcdfb_info *data)
|
|
|
+{
|
|
|
+ if (!data)
|
|
|
+ return;
|
|
|
+
|
|
|
+ at91_set_A_periph(AT91_PIN_PC1, 0); /* LCDHSYNC */
|
|
|
+ at91_set_A_periph(AT91_PIN_PC2, 0); /* LCDDOTCK */
|
|
|
+ at91_set_A_periph(AT91_PIN_PC3, 0); /* LCDDEN */
|