|
@@ -699,3 +699,59 @@ static struct omap_hwmod_class omap3_dispc_hwmod_class = {
|
|
|
};
|
|
|
|
|
|
static struct omap_hwmod omap3xxx_dss_dispc_hwmod = {
|
|
|
+ .name = "dss_dispc",
|
|
|
+ .class = &omap3_dispc_hwmod_class,
|
|
|
+ .mpu_irqs = omap2_dispc_irqs,
|
|
|
+ .main_clk = "dss1_alwon_fck",
|
|
|
+ .prcm = {
|
|
|
+ .omap2 = {
|
|
|
+ .prcm_reg_id = 1,
|
|
|
+ .module_bit = OMAP3430_EN_DSS1_SHIFT,
|
|
|
+ .module_offs = OMAP3430_DSS_MOD,
|
|
|
+ },
|
|
|
+ },
|
|
|
+ .flags = HWMOD_NO_IDLEST,
|
|
|
+ .dev_attr = &omap2_3_dss_dispc_dev_attr
|
|
|
+};
|
|
|
+
|
|
|
+/*
|
|
|
+ * 'dsi' class
|
|
|
+ * display serial interface controller
|
|
|
+ */
|
|
|
+
|
|
|
+static struct omap_hwmod_class omap3xxx_dsi_hwmod_class = {
|
|
|
+ .name = "dsi",
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_irq_info omap3xxx_dsi1_irqs[] = {
|
|
|
+ { .irq = 25 + OMAP_INTC_START, },
|
|
|
+ { .irq = -1 },
|
|
|
+};
|
|
|
+
|
|
|
+/* dss_dsi1 */
|
|
|
+static struct omap_hwmod_opt_clk dss_dsi1_opt_clks[] = {
|
|
|
+ { .role = "sys_clk", .clk = "dss2_alwon_fck" },
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod omap3xxx_dss_dsi1_hwmod = {
|
|
|
+ .name = "dss_dsi1",
|
|
|
+ .class = &omap3xxx_dsi_hwmod_class,
|
|
|
+ .mpu_irqs = omap3xxx_dsi1_irqs,
|
|
|
+ .main_clk = "dss1_alwon_fck",
|
|
|
+ .prcm = {
|
|
|
+ .omap2 = {
|
|
|
+ .prcm_reg_id = 1,
|
|
|
+ .module_bit = OMAP3430_EN_DSS1_SHIFT,
|
|
|
+ .module_offs = OMAP3430_DSS_MOD,
|
|
|
+ },
|
|
|
+ },
|
|
|
+ .opt_clks = dss_dsi1_opt_clks,
|
|
|
+ .opt_clks_cnt = ARRAY_SIZE(dss_dsi1_opt_clks),
|
|
|
+ .flags = HWMOD_NO_IDLEST,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_opt_clk dss_rfbi_opt_clks[] = {
|
|
|
+ { .role = "ick", .clk = "dss_ick" },
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod omap3xxx_dss_rfbi_hwmod = {
|