|
@@ -2378,3 +2378,54 @@ static struct pinmux_cfg_reg pinmux_config_regs[] = {
|
|
|
MSEL3CR_15_0, MSEL3CR_15_1,
|
|
|
0, 0, 0, 0, 0, 0, 0, 0,
|
|
|
0, 0, 0, 0, 0, 0, 0, 0,
|
|
|
+ MSEL3CR_6_0, MSEL3CR_6_1,
|
|
|
+ 0, 0, 0, 0, 0, 0, 0, 0,
|
|
|
+ 0, 0, 0, 0,
|
|
|
+ }
|
|
|
+ },
|
|
|
+ { PINMUX_CFG_REG("MSEL4CR", 0xE6058024, 32, 1) {
|
|
|
+ 0, 0, 0, 0, 0, 0, 0, 0,
|
|
|
+ 0, 0, 0, 0, 0, 0, 0, 0,
|
|
|
+ 0, 0, 0, 0, 0, 0, 0, 0,
|
|
|
+ MSEL4CR_19_0, MSEL4CR_19_1,
|
|
|
+ MSEL4CR_18_0, MSEL4CR_18_1,
|
|
|
+ 0, 0, 0, 0,
|
|
|
+ MSEL4CR_15_0, MSEL4CR_15_1,
|
|
|
+ 0, 0, 0, 0, 0, 0, 0, 0,
|
|
|
+ MSEL4CR_10_0, MSEL4CR_10_1,
|
|
|
+ 0, 0, 0, 0, 0, 0,
|
|
|
+ MSEL4CR_6_0, MSEL4CR_6_1,
|
|
|
+ 0, 0,
|
|
|
+ MSEL4CR_4_0, MSEL4CR_4_1,
|
|
|
+ 0, 0, 0, 0,
|
|
|
+ MSEL4CR_1_0, MSEL4CR_1_1,
|
|
|
+ 0, 0,
|
|
|
+ }
|
|
|
+ },
|
|
|
+ { PINMUX_CFG_REG("MSEL5CR", 0xE6058028, 32, 1) {
|
|
|
+ MSEL5CR_31_0, MSEL5CR_31_1,
|
|
|
+ MSEL5CR_30_0, MSEL5CR_30_1,
|
|
|
+ MSEL5CR_29_0, MSEL5CR_29_1,
|
|
|
+ 0, 0,
|
|
|
+ MSEL5CR_27_0, MSEL5CR_27_1,
|
|
|
+ 0, 0,
|
|
|
+ MSEL5CR_25_0, MSEL5CR_25_1,
|
|
|
+ 0, 0,
|
|
|
+ MSEL5CR_23_0, MSEL5CR_23_1,
|
|
|
+ 0, 0,
|
|
|
+ MSEL5CR_21_0, MSEL5CR_21_1,
|
|
|
+ 0, 0,
|
|
|
+ MSEL5CR_19_0, MSEL5CR_19_1,
|
|
|
+ 0, 0,
|
|
|
+ MSEL5CR_17_0, MSEL5CR_17_1,
|
|
|
+ 0, 0,
|
|
|
+ MSEL5CR_15_0, MSEL5CR_15_1,
|
|
|
+ MSEL5CR_14_0, MSEL5CR_14_1,
|
|
|
+ MSEL5CR_13_0, MSEL5CR_13_1,
|
|
|
+ MSEL5CR_12_0, MSEL5CR_12_1,
|
|
|
+ MSEL5CR_11_0, MSEL5CR_11_1,
|
|
|
+ MSEL5CR_10_0, MSEL5CR_10_1,
|
|
|
+ 0, 0,
|
|
|
+ MSEL5CR_8_0, MSEL5CR_8_1,
|
|
|
+ MSEL5CR_7_0, MSEL5CR_7_1,
|
|
|
+ MSEL5CR_6_0, MSEL5CR_6_1,
|