|
@@ -0,0 +1,97 @@
|
|
|
+/*
|
|
|
+ * OMAP3xxx CM module functions
|
|
|
+ *
|
|
|
+ * Copyright (C) 2009 Nokia Corporation
|
|
|
+ * Copyright (C) 2008-2010, 2012 Texas Instruments, Inc.
|
|
|
+ * Paul Walmsley
|
|
|
+ * Rajendra Nayak <rnayak@ti.com>
|
|
|
+ *
|
|
|
+ * This program is free software; you can redistribute it and/or modify
|
|
|
+ * it under the terms of the GNU General Public License version 2 as
|
|
|
+ * published by the Free Software Foundation.
|
|
|
+ */
|
|
|
+
|
|
|
+#include <linux/kernel.h>
|
|
|
+#include <linux/types.h>
|
|
|
+#include <linux/delay.h>
|
|
|
+#include <linux/errno.h>
|
|
|
+#include <linux/err.h>
|
|
|
+#include <linux/io.h>
|
|
|
+
|
|
|
+#include "soc.h"
|
|
|
+#include "iomap.h"
|
|
|
+#include "common.h"
|
|
|
+#include "prm2xxx_3xxx.h"
|
|
|
+#include "cm.h"
|
|
|
+#include "cm3xxx.h"
|
|
|
+#include "cm-regbits-34xx.h"
|
|
|
+#include "clockdomain.h"
|
|
|
+
|
|
|
+static const u8 omap3xxx_cm_idlest_offs[] = {
|
|
|
+ CM_IDLEST1, CM_IDLEST2, OMAP2430_CM_IDLEST3
|
|
|
+};
|
|
|
+
|
|
|
+/*
|
|
|
+ *
|
|
|
+ */
|
|
|
+
|
|
|
+static void _write_clktrctrl(u8 c, s16 module, u32 mask)
|
|
|
+{
|
|
|
+ u32 v;
|
|
|
+
|
|
|
+ v = omap2_cm_read_mod_reg(module, OMAP2_CM_CLKSTCTRL);
|
|
|
+ v &= ~mask;
|
|
|
+ v |= c << __ffs(mask);
|
|
|
+ omap2_cm_write_mod_reg(v, module, OMAP2_CM_CLKSTCTRL);
|
|
|
+}
|
|
|
+
|
|
|
+bool omap3xxx_cm_is_clkdm_in_hwsup(s16 module, u32 mask)
|
|
|
+{
|
|
|
+ u32 v;
|
|
|
+
|
|
|
+ v = omap2_cm_read_mod_reg(module, OMAP2_CM_CLKSTCTRL);
|
|
|
+ v &= mask;
|
|
|
+ v >>= __ffs(mask);
|
|
|
+
|
|
|
+ return (v == OMAP34XX_CLKSTCTRL_ENABLE_AUTO) ? 1 : 0;
|
|
|
+}
|
|
|
+
|
|
|
+void omap3xxx_cm_clkdm_enable_hwsup(s16 module, u32 mask)
|
|
|
+{
|
|
|
+ _write_clktrctrl(OMAP34XX_CLKSTCTRL_ENABLE_AUTO, module, mask);
|
|
|
+}
|
|
|
+
|
|
|
+void omap3xxx_cm_clkdm_disable_hwsup(s16 module, u32 mask)
|
|
|
+{
|
|
|
+ _write_clktrctrl(OMAP34XX_CLKSTCTRL_DISABLE_AUTO, module, mask);
|
|
|
+}
|
|
|
+
|
|
|
+void omap3xxx_cm_clkdm_force_sleep(s16 module, u32 mask)
|
|
|
+{
|
|
|
+ _write_clktrctrl(OMAP34XX_CLKSTCTRL_FORCE_SLEEP, module, mask);
|
|
|
+}
|
|
|
+
|
|
|
+void omap3xxx_cm_clkdm_force_wakeup(s16 module, u32 mask)
|
|
|
+{
|
|
|
+ _write_clktrctrl(OMAP34XX_CLKSTCTRL_FORCE_WAKEUP, module, mask);
|
|
|
+}
|
|
|
+
|
|
|
+/*
|
|
|
+ *
|
|
|
+ */
|
|
|
+
|
|
|
+/**
|
|
|
+ * omap3xxx_cm_wait_module_ready - wait for a module to leave idle or standby
|
|
|
+ * @prcm_mod: PRCM module offset
|
|
|
+ * @idlest_id: CM_IDLESTx register ID (i.e., x = 1, 2, 3)
|
|
|
+ * @idlest_shift: shift of the bit in the CM_IDLEST* register to check
|
|
|
+ *
|
|
|
+ * Wait for the PRCM to indicate that the module identified by
|
|
|
+ * (@prcm_mod, @idlest_id, @idlest_shift) is clocked. Return 0 upon
|
|
|
+ * success or -EBUSY if the module doesn't enable in time.
|
|
|
+ */
|
|
|
+int omap3xxx_cm_wait_module_ready(s16 prcm_mod, u8 idlest_id, u8 idlest_shift)
|
|
|
+{
|
|
|
+ int ena = 0, i = 0;
|
|
|
+ u8 cm_idlest_reg;
|
|
|
+ u32 mask;
|