|
|
@@ -0,0 +1,121 @@
|
|
|
+/*
|
|
|
+ * sh7372 processor support - INTC hardware block
|
|
|
+ *
|
|
|
+ * Copyright (C) 2010 Magnus Damm
|
|
|
+ *
|
|
|
+ * This program is free software; you can redistribute it and/or modify
|
|
|
+ * it under the terms of the GNU General Public License as published by
|
|
|
+ * the Free Software Foundation; version 2 of the License.
|
|
|
+ *
|
|
|
+ * This program is distributed in the hope that it will be useful,
|
|
|
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
+ * GNU General Public License for more details.
|
|
|
+ *
|
|
|
+ * You should have received a copy of the GNU General Public License
|
|
|
+ * along with this program; if not, write to the Free Software
|
|
|
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
+ */
|
|
|
+#include <linux/kernel.h>
|
|
|
+#include <linux/init.h>
|
|
|
+#include <linux/interrupt.h>
|
|
|
+#include <linux/module.h>
|
|
|
+#include <linux/irq.h>
|
|
|
+#include <linux/io.h>
|
|
|
+#include <linux/sh_intc.h>
|
|
|
+#include <mach/intc.h>
|
|
|
+#include <mach/irqs.h>
|
|
|
+#include <asm/mach-types.h>
|
|
|
+#include <asm/mach/arch.h>
|
|
|
+
|
|
|
+enum {
|
|
|
+ UNUSED_INTCA = 0,
|
|
|
+
|
|
|
+ /* interrupt sources INTCA */
|
|
|
+ DIRC,
|
|
|
+ CRYPT_STD,
|
|
|
+ IIC1_ALI1, IIC1_TACKI1, IIC1_WAITI1, IIC1_DTEI1,
|
|
|
+ AP_ARM_IRQPMU, AP_ARM_COMMTX, AP_ARM_COMMRX,
|
|
|
+ MFI_MFIM, MFI_MFIS,
|
|
|
+ BBIF1, BBIF2,
|
|
|
+ USBHSDMAC0_USHDMI,
|
|
|
+ _3DG_SGX540,
|
|
|
+ CMT1_CMT10, CMT1_CMT11, CMT1_CMT12, CMT1_CMT13, CMT2, CMT3,
|
|
|
+ KEYSC_KEY,
|
|
|
+ SCIFA0, SCIFA1, SCIFA2, SCIFA3,
|
|
|
+ MSIOF2, MSIOF1,
|
|
|
+ SCIFA4, SCIFA5, SCIFB,
|
|
|
+ FLCTL_FLSTEI, FLCTL_FLTENDI, FLCTL_FLTREQ0I, FLCTL_FLTREQ1I,
|
|
|
+ SDHI0_SDHI0I0, SDHI0_SDHI0I1, SDHI0_SDHI0I2, SDHI0_SDHI0I3,
|
|
|
+ SDHI1_SDHI1I0, SDHI1_SDHI1I1, SDHI1_SDHI1I2,
|
|
|
+ IRREM,
|
|
|
+ IRDA,
|
|
|
+ TPU0,
|
|
|
+ TTI20,
|
|
|
+ DDM,
|
|
|
+ SDHI2_SDHI2I0, SDHI2_SDHI2I1, SDHI2_SDHI2I2, SDHI2_SDHI2I3,
|
|
|
+ RWDT0,
|
|
|
+ DMAC1_1_DEI0, DMAC1_1_DEI1, DMAC1_1_DEI2, DMAC1_1_DEI3,
|
|
|
+ DMAC1_2_DEI4, DMAC1_2_DEI5, DMAC1_2_DADERR,
|
|
|
+ DMAC2_1_DEI0, DMAC2_1_DEI1, DMAC2_1_DEI2, DMAC2_1_DEI3,
|
|
|
+ DMAC2_2_DEI4, DMAC2_2_DEI5, DMAC2_2_DADERR,
|
|
|
+ DMAC3_1_DEI0, DMAC3_1_DEI1, DMAC3_1_DEI2, DMAC3_1_DEI3,
|
|
|
+ DMAC3_2_DEI4, DMAC3_2_DEI5, DMAC3_2_DADERR,
|
|
|
+ SHWYSTAT_RT, SHWYSTAT_HS, SHWYSTAT_COM,
|
|
|
+ HDMI,
|
|
|
+ SPU2_SPU0, SPU2_SPU1,
|
|
|
+ FSI, FMSI,
|
|
|
+ MIPI_HSI,
|
|
|
+ IPMMU_IPMMUD,
|
|
|
+ CEC_1, CEC_2,
|
|
|
+ AP_ARM_CTIIRQ, AP_ARM_DMAEXTERRIRQ, AP_ARM_DMAIRQ, AP_ARM_DMASIRQ,
|
|
|
+ MFIS2,
|
|
|
+ CPORTR2S,
|
|
|
+ CMT14, CMT15,
|
|
|
+ MMC_MMC_ERR, MMC_MMC_NOR,
|
|
|
+ IIC4_ALI4, IIC4_TACKI4, IIC4_WAITI4, IIC4_DTEI4,
|
|
|
+ IIC3_ALI3, IIC3_TACKI3, IIC3_WAITI3, IIC3_DTEI3,
|
|
|
+ USB0_USB0I1, USB0_USB0I0,
|
|
|
+ USB1_USB1I1, USB1_USB1I0,
|
|
|
+ USBHSDMAC1_USHDMI,
|
|
|
+
|
|
|
+ /* interrupt groups INTCA */
|
|
|
+ DMAC1_1, DMAC1_2, DMAC2_1, DMAC2_2, DMAC3_1, DMAC3_2, SHWYSTAT,
|
|
|
+ AP_ARM1, AP_ARM2, SPU2, FLCTL, IIC1, SDHI0, SDHI1, SDHI2
|
|
|
+};
|
|
|
+
|
|
|
+static struct intc_vect intca_vectors[] __initdata = {
|
|
|
+ INTC_VECT(DIRC, 0x0560),
|
|
|
+ INTC_VECT(CRYPT_STD, 0x0700),
|
|
|
+ INTC_VECT(IIC1_ALI1, 0x0780), INTC_VECT(IIC1_TACKI1, 0x07a0),
|
|
|
+ INTC_VECT(IIC1_WAITI1, 0x07c0), INTC_VECT(IIC1_DTEI1, 0x07e0),
|
|
|
+ INTC_VECT(AP_ARM_IRQPMU, 0x0800), INTC_VECT(AP_ARM_COMMTX, 0x0840),
|
|
|
+ INTC_VECT(AP_ARM_COMMRX, 0x0860),
|
|
|
+ INTC_VECT(MFI_MFIM, 0x0900), INTC_VECT(MFI_MFIS, 0x0920),
|
|
|
+ INTC_VECT(BBIF1, 0x0940), INTC_VECT(BBIF2, 0x0960),
|
|
|
+ INTC_VECT(USBHSDMAC0_USHDMI, 0x0a00),
|
|
|
+ INTC_VECT(_3DG_SGX540, 0x0a60),
|
|
|
+ INTC_VECT(CMT1_CMT10, 0x0b00), INTC_VECT(CMT1_CMT11, 0x0b20),
|
|
|
+ INTC_VECT(CMT1_CMT12, 0x0b40), INTC_VECT(CMT1_CMT13, 0x0b60),
|
|
|
+ INTC_VECT(CMT2, 0x0b80), INTC_VECT(CMT3, 0x0ba0),
|
|
|
+ INTC_VECT(KEYSC_KEY, 0x0be0),
|
|
|
+ INTC_VECT(SCIFA0, 0x0c00), INTC_VECT(SCIFA1, 0x0c20),
|
|
|
+ INTC_VECT(SCIFA2, 0x0c40), INTC_VECT(SCIFA3, 0x0c60),
|
|
|
+ INTC_VECT(MSIOF2, 0x0c80), INTC_VECT(MSIOF1, 0x0d00),
|
|
|
+ INTC_VECT(SCIFA4, 0x0d20), INTC_VECT(SCIFA5, 0x0d40),
|
|
|
+ INTC_VECT(SCIFB, 0x0d60),
|
|
|
+ INTC_VECT(FLCTL_FLSTEI, 0x0d80), INTC_VECT(FLCTL_FLTENDI, 0x0da0),
|
|
|
+ INTC_VECT(FLCTL_FLTREQ0I, 0x0dc0), INTC_VECT(FLCTL_FLTREQ1I, 0x0de0),
|
|
|
+ INTC_VECT(SDHI0_SDHI0I0, 0x0e00), INTC_VECT(SDHI0_SDHI0I1, 0x0e20),
|
|
|
+ INTC_VECT(SDHI0_SDHI0I2, 0x0e40), INTC_VECT(SDHI0_SDHI0I3, 0x0e60),
|
|
|
+ INTC_VECT(SDHI1_SDHI1I0, 0x0e80), INTC_VECT(SDHI1_SDHI1I1, 0x0ea0),
|
|
|
+ INTC_VECT(SDHI1_SDHI1I2, 0x0ec0),
|
|
|
+ INTC_VECT(IRREM, 0x0f60),
|
|
|
+ INTC_VECT(IRDA, 0x0480),
|
|
|
+ INTC_VECT(TPU0, 0x04a0),
|
|
|
+ INTC_VECT(TTI20, 0x1100),
|
|
|
+ INTC_VECT(DDM, 0x1140),
|
|
|
+ INTC_VECT(SDHI2_SDHI2I0, 0x1200), INTC_VECT(SDHI2_SDHI2I1, 0x1220),
|
|
|
+ INTC_VECT(SDHI2_SDHI2I2, 0x1240), INTC_VECT(SDHI2_SDHI2I3, 0x1260),
|
|
|
+ INTC_VECT(RWDT0, 0x1280),
|
|
|
+ INTC_VECT(DMAC1_1_DEI0, 0x2000), INTC_VECT(DMAC1_1_DEI1, 0x2020),
|
李欣儒