|  | @@ -0,0 +1,122 @@
 | 
	
		
			
				|  |  | +/*
 | 
	
		
			
				|  |  | + * arch/arm/plat-omap/include/mach/mux.h
 | 
	
		
			
				|  |  | + *
 | 
	
		
			
				|  |  | + * Table of the Omap register configurations for the FUNC_MUX and
 | 
	
		
			
				|  |  | + * PULL_DWN combinations.
 | 
	
		
			
				|  |  | + *
 | 
	
		
			
				|  |  | + * Copyright (C) 2004 - 2008 Texas Instruments Inc.
 | 
	
		
			
				|  |  | + * Copyright (C) 2003 - 2008 Nokia Corporation
 | 
	
		
			
				|  |  | + *
 | 
	
		
			
				|  |  | + * Written by Tony Lindgren
 | 
	
		
			
				|  |  | + *
 | 
	
		
			
				|  |  | + * This program is free software; you can redistribute it and/or modify
 | 
	
		
			
				|  |  | + * it under the terms of the GNU General Public License as published by
 | 
	
		
			
				|  |  | + * the Free Software Foundation; either version 2 of the License, or
 | 
	
		
			
				|  |  | + * (at your option) any later version.
 | 
	
		
			
				|  |  | + *
 | 
	
		
			
				|  |  | + * This program is distributed in the hope that it will be useful,
 | 
	
		
			
				|  |  | + * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | 
	
		
			
				|  |  | + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 | 
	
		
			
				|  |  | + * GNU General Public License for more details.
 | 
	
		
			
				|  |  | + *
 | 
	
		
			
				|  |  | + * You should have received a copy of the GNU General Public License
 | 
	
		
			
				|  |  | + * along with this program; if not, write to the Free Software
 | 
	
		
			
				|  |  | + * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 | 
	
		
			
				|  |  | + *
 | 
	
		
			
				|  |  | + * NOTE: Please use the following naming style for new pin entries.
 | 
	
		
			
				|  |  | + *	 For example, W8_1610_MMC2_DAT0, where:
 | 
	
		
			
				|  |  | + *	 - W8	     = ball
 | 
	
		
			
				|  |  | + *	 - 1610	     = 1510 or 1610, none if common for both 1510 and 1610
 | 
	
		
			
				|  |  | + *	 - MMC2_DAT0 = function
 | 
	
		
			
				|  |  | + */
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#ifndef __ASM_ARCH_MUX_H
 | 
	
		
			
				|  |  | +#define __ASM_ARCH_MUX_H
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#define PU_PD_SEL_NA		0	/* No pu_pd reg available */
 | 
	
		
			
				|  |  | +#define PULL_DWN_CTRL_NA	0	/* No pull-down control needed */
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#ifdef	CONFIG_OMAP_MUX_DEBUG
 | 
	
		
			
				|  |  | +#define MUX_REG(reg, mode_offset, mode) .mux_reg_name = "FUNC_MUX_CTRL_"#reg, \
 | 
	
		
			
				|  |  | +					.mux_reg = FUNC_MUX_CTRL_##reg, \
 | 
	
		
			
				|  |  | +					.mask_offset = mode_offset, \
 | 
	
		
			
				|  |  | +					.mask = mode,
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#define PULL_REG(reg, bit, status)	.pull_name = "PULL_DWN_CTRL_"#reg, \
 | 
	
		
			
				|  |  | +					.pull_reg = PULL_DWN_CTRL_##reg, \
 | 
	
		
			
				|  |  | +					.pull_bit = bit, \
 | 
	
		
			
				|  |  | +					.pull_val = status,
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#define PU_PD_REG(reg, status)		.pu_pd_name = "PU_PD_SEL_"#reg, \
 | 
	
		
			
				|  |  | +					.pu_pd_reg = PU_PD_SEL_##reg, \
 | 
	
		
			
				|  |  | +					.pu_pd_val = status,
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#define MUX_REG_7XX(reg, mode_offset, mode) .mux_reg_name = "OMAP7XX_IO_CONF_"#reg, \
 | 
	
		
			
				|  |  | +					.mux_reg = OMAP7XX_IO_CONF_##reg, \
 | 
	
		
			
				|  |  | +					.mask_offset = mode_offset, \
 | 
	
		
			
				|  |  | +					.mask = mode,
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#define PULL_REG_7XX(reg, bit, status)	.pull_name = "OMAP7XX_IO_CONF_"#reg, \
 | 
	
		
			
				|  |  | +					.pull_reg = OMAP7XX_IO_CONF_##reg, \
 | 
	
		
			
				|  |  | +					.pull_bit = bit, \
 | 
	
		
			
				|  |  | +					.pull_val = status,
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#else
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#define MUX_REG(reg, mode_offset, mode) .mux_reg = FUNC_MUX_CTRL_##reg, \
 | 
	
		
			
				|  |  | +					.mask_offset = mode_offset, \
 | 
	
		
			
				|  |  | +					.mask = mode,
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#define PULL_REG(reg, bit, status)	.pull_reg = PULL_DWN_CTRL_##reg, \
 | 
	
		
			
				|  |  | +					.pull_bit = bit, \
 | 
	
		
			
				|  |  | +					.pull_val = status,
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#define PU_PD_REG(reg, status)		.pu_pd_reg = PU_PD_SEL_##reg, \
 | 
	
		
			
				|  |  | +					.pu_pd_val = status,
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#define MUX_REG_7XX(reg, mode_offset, mode) \
 | 
	
		
			
				|  |  | +					.mux_reg = OMAP7XX_IO_CONF_##reg, \
 | 
	
		
			
				|  |  | +					.mask_offset = mode_offset, \
 | 
	
		
			
				|  |  | +					.mask = mode,
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#define PULL_REG_7XX(reg, bit, status)	.pull_reg = OMAP7XX_IO_CONF_##reg, \
 | 
	
		
			
				|  |  | +					.pull_bit = bit, \
 | 
	
		
			
				|  |  | +					.pull_val = status,
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#endif /* CONFIG_OMAP_MUX_DEBUG */
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#define MUX_CFG(desc, mux_reg, mode_offset, mode,	\
 | 
	
		
			
				|  |  | +		pull_reg, pull_bit, pull_status,	\
 | 
	
		
			
				|  |  | +		pu_pd_reg, pu_pd_status, debug_status)	\
 | 
	
		
			
				|  |  | +{							\
 | 
	
		
			
				|  |  | +	.name =	 desc,					\
 | 
	
		
			
				|  |  | +	.debug = debug_status,				\
 | 
	
		
			
				|  |  | +	MUX_REG(mux_reg, mode_offset, mode)		\
 | 
	
		
			
				|  |  | +	PULL_REG(pull_reg, pull_bit, pull_status)	\
 | 
	
		
			
				|  |  | +	PU_PD_REG(pu_pd_reg, pu_pd_status)		\
 | 
	
		
			
				|  |  | +},
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +/*
 | 
	
		
			
				|  |  | + * OMAP730/850 has a slightly different config for the pin mux.
 | 
	
		
			
				|  |  | + * - config regs are the OMAP7XX_IO_CONF_x regs (see omap7xx.h) regs and
 | 
	
		
			
				|  |  | + *   not the FUNC_MUX_CTRL_x regs from hardware.h
 | 
	
		
			
				|  |  | + * - for pull-up/down, only has one enable bit which is is in the same register
 | 
	
		
			
				|  |  | + *   as mux config
 | 
	
		
			
				|  |  | + */
 | 
	
		
			
				|  |  | +#define MUX_CFG_7XX(desc, mux_reg, mode_offset, mode,	\
 | 
	
		
			
				|  |  | +		   pull_bit, pull_status, debug_status)\
 | 
	
		
			
				|  |  | +{							\
 | 
	
		
			
				|  |  | +	.name =	 desc,					\
 | 
	
		
			
				|  |  | +	.debug = debug_status,				\
 | 
	
		
			
				|  |  | +	MUX_REG_7XX(mux_reg, mode_offset, mode)		\
 | 
	
		
			
				|  |  | +	PULL_REG_7XX(mux_reg, pull_bit, pull_status)	\
 | 
	
		
			
				|  |  | +	PU_PD_REG(NA, 0)		\
 | 
	
		
			
				|  |  | +},
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +struct pin_config {
 | 
	
		
			
				|  |  | +	char 			*name;
 | 
	
		
			
				|  |  | +	const unsigned int 	mux_reg;
 | 
	
		
			
				|  |  | +	unsigned char		debug;
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +	const unsigned char mask_offset;
 |