|
@@ -220,3 +220,74 @@
|
|
|
|
|
|
|
|
#define EXYNOS4_PA_SPDIF 0x139B0000
|
|
#define EXYNOS4_PA_SPDIF 0x139B0000
|
|
|
|
|
|
|
|
|
|
+#define EXYNOS4_PA_TIMER 0x139D0000
|
|
|
|
|
+#define EXYNOS5_PA_TIMER 0x12DD0000
|
|
|
|
|
+
|
|
|
|
|
+#define EXYNOS4_PA_SDRAM 0x40000000
|
|
|
|
|
+#define EXYNOS5_PA_SDRAM 0x40000000
|
|
|
|
|
+
|
|
|
|
|
+/* Compatibiltiy Defines */
|
|
|
|
|
+
|
|
|
|
|
+#define S3C_PA_HSMMC0 EXYNOS4_PA_HSMMC(0)
|
|
|
|
|
+#define S3C_PA_HSMMC1 EXYNOS4_PA_HSMMC(1)
|
|
|
|
|
+#define S3C_PA_HSMMC2 EXYNOS4_PA_HSMMC(2)
|
|
|
|
|
+#define S3C_PA_HSMMC3 EXYNOS4_PA_HSMMC(3)
|
|
|
|
|
+#define S3C_PA_IIC EXYNOS4_PA_IIC(0)
|
|
|
|
|
+#define S3C_PA_IIC1 EXYNOS4_PA_IIC(1)
|
|
|
|
|
+#define S3C_PA_IIC2 EXYNOS4_PA_IIC(2)
|
|
|
|
|
+#define S3C_PA_IIC3 EXYNOS4_PA_IIC(3)
|
|
|
|
|
+#define S3C_PA_IIC4 EXYNOS4_PA_IIC(4)
|
|
|
|
|
+#define S3C_PA_IIC5 EXYNOS4_PA_IIC(5)
|
|
|
|
|
+#define S3C_PA_IIC6 EXYNOS4_PA_IIC(6)
|
|
|
|
|
+#define S3C_PA_IIC7 EXYNOS4_PA_IIC(7)
|
|
|
|
|
+#define S3C_PA_RTC EXYNOS4_PA_RTC
|
|
|
|
|
+#define S3C_PA_WDT EXYNOS4_PA_WATCHDOG
|
|
|
|
|
+#define S3C_PA_SPI0 EXYNOS4_PA_SPI0
|
|
|
|
|
+#define S3C_PA_SPI1 EXYNOS4_PA_SPI1
|
|
|
|
|
+#define S3C_PA_SPI2 EXYNOS4_PA_SPI2
|
|
|
|
|
+#define S3C_PA_USB_HSOTG EXYNOS4_PA_HSOTG
|
|
|
|
|
+
|
|
|
|
|
+#define S5P_PA_EHCI EXYNOS4_PA_EHCI
|
|
|
|
|
+#define S5P_PA_FIMC0 EXYNOS4_PA_FIMC0
|
|
|
|
|
+#define S5P_PA_FIMC1 EXYNOS4_PA_FIMC1
|
|
|
|
|
+#define S5P_PA_FIMC2 EXYNOS4_PA_FIMC2
|
|
|
|
|
+#define S5P_PA_FIMC3 EXYNOS4_PA_FIMC3
|
|
|
|
|
+#define S5P_PA_JPEG EXYNOS4_PA_JPEG
|
|
|
|
|
+#define S5P_PA_G2D EXYNOS4_PA_G2D
|
|
|
|
|
+#define S5P_PA_FIMD0 EXYNOS4_PA_FIMD0
|
|
|
|
|
+#define S5P_PA_HDMI EXYNOS4_PA_HDMI
|
|
|
|
|
+#define S5P_PA_IIC_HDMIPHY EXYNOS4_PA_IIC_HDMIPHY
|
|
|
|
|
+#define S5P_PA_MFC EXYNOS4_PA_MFC
|
|
|
|
|
+#define S5P_PA_MIPI_CSIS0 EXYNOS4_PA_MIPI_CSIS0
|
|
|
|
|
+#define S5P_PA_MIPI_CSIS1 EXYNOS4_PA_MIPI_CSIS1
|
|
|
|
|
+#define S5P_PA_MIXER EXYNOS4_PA_MIXER
|
|
|
|
|
+#define S5P_PA_ONENAND EXYNOS4_PA_ONENAND
|
|
|
|
|
+#define S5P_PA_ONENAND_DMA EXYNOS4_PA_ONENAND_DMA
|
|
|
|
|
+#define S5P_PA_SDO EXYNOS4_PA_SDO
|
|
|
|
|
+#define S5P_PA_SDRAM EXYNOS4_PA_SDRAM
|
|
|
|
|
+#define S5P_PA_VP EXYNOS4_PA_VP
|
|
|
|
|
+
|
|
|
|
|
+#define SAMSUNG_PA_ADC EXYNOS4_PA_ADC
|
|
|
|
|
+#define SAMSUNG_PA_ADC1 EXYNOS4_PA_ADC1
|
|
|
|
|
+#define SAMSUNG_PA_KEYPAD EXYNOS4_PA_KEYPAD
|
|
|
|
|
+
|
|
|
|
|
+/* Compatibility UART */
|
|
|
|
|
+
|
|
|
|
|
+#define EXYNOS4_PA_UART0 0x13800000
|
|
|
|
|
+#define EXYNOS4_PA_UART1 0x13810000
|
|
|
|
|
+#define EXYNOS4_PA_UART2 0x13820000
|
|
|
|
|
+#define EXYNOS4_PA_UART3 0x13830000
|
|
|
|
|
+#define EXYNOS4_SZ_UART SZ_256
|
|
|
|
|
+
|
|
|
|
|
+#define EXYNOS5_PA_UART0 0x12C00000
|
|
|
|
|
+#define EXYNOS5_PA_UART1 0x12C10000
|
|
|
|
|
+#define EXYNOS5_PA_UART2 0x12C20000
|
|
|
|
|
+#define EXYNOS5_PA_UART3 0x12C30000
|
|
|
|
|
+
|
|
|
|
|
+#define EXYNOS5440_PA_UART0 0x000B0000
|
|
|
|
|
+#define EXYNOS5440_PA_UART1 0x000C0000
|
|
|
|
|
+#define EXYNOS5440_SZ_UART SZ_256
|
|
|
|
|
+
|
|
|
|
|
+#define S3C_VA_UARTx(x) (S3C_VA_UART + ((x) * S3C_UART_OFFSET))
|
|
|
|
|
+
|
|
|
|
|
+#endif /* __ASM_ARCH_MAP_H */
|
