|
@@ -956,3 +956,111 @@ static struct omap_hwmod_class omap44xx_venc_hwmod_class = {
|
|
};
|
|
};
|
|
|
|
|
|
/* dss_venc */
|
|
/* dss_venc */
|
|
|
|
+static struct omap_hwmod omap44xx_dss_venc_hwmod = {
|
|
|
|
+ .name = "dss_venc",
|
|
|
|
+ .class = &omap44xx_venc_hwmod_class,
|
|
|
|
+ .clkdm_name = "l3_dss_clkdm",
|
|
|
|
+ .main_clk = "dss_tv_clk",
|
|
|
|
+ .prcm = {
|
|
|
|
+ .omap4 = {
|
|
|
|
+ .clkctrl_offs = OMAP4_CM_DSS_DSS_CLKCTRL_OFFSET,
|
|
|
|
+ .context_offs = OMAP4_RM_DSS_DSS_CONTEXT_OFFSET,
|
|
|
|
+ },
|
|
|
|
+ },
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/*
|
|
|
|
+ * 'elm' class
|
|
|
|
+ * bch error location module
|
|
|
|
+ */
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod_class_sysconfig omap44xx_elm_sysc = {
|
|
|
|
+ .rev_offs = 0x0000,
|
|
|
|
+ .sysc_offs = 0x0010,
|
|
|
|
+ .syss_offs = 0x0014,
|
|
|
|
+ .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_CLOCKACTIVITY |
|
|
|
|
+ SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET |
|
|
|
|
+ SYSS_HAS_RESET_STATUS),
|
|
|
|
+ .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
|
|
|
|
+ .sysc_fields = &omap_hwmod_sysc_type1,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod_class omap44xx_elm_hwmod_class = {
|
|
|
|
+ .name = "elm",
|
|
|
|
+ .sysc = &omap44xx_elm_sysc,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/* elm */
|
|
|
|
+static struct omap_hwmod_irq_info omap44xx_elm_irqs[] = {
|
|
|
|
+ { .irq = 4 + OMAP44XX_IRQ_GIC_START },
|
|
|
|
+ { .irq = -1 }
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod omap44xx_elm_hwmod = {
|
|
|
|
+ .name = "elm",
|
|
|
|
+ .class = &omap44xx_elm_hwmod_class,
|
|
|
|
+ .clkdm_name = "l4_per_clkdm",
|
|
|
|
+ .mpu_irqs = omap44xx_elm_irqs,
|
|
|
|
+ .prcm = {
|
|
|
|
+ .omap4 = {
|
|
|
|
+ .clkctrl_offs = OMAP4_CM_L4PER_ELM_CLKCTRL_OFFSET,
|
|
|
|
+ .context_offs = OMAP4_RM_L4PER_ELM_CONTEXT_OFFSET,
|
|
|
|
+ },
|
|
|
|
+ },
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/*
|
|
|
|
+ * 'emif' class
|
|
|
|
+ * external memory interface no1
|
|
|
|
+ */
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod_class_sysconfig omap44xx_emif_sysc = {
|
|
|
|
+ .rev_offs = 0x0000,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod_class omap44xx_emif_hwmod_class = {
|
|
|
|
+ .name = "emif",
|
|
|
|
+ .sysc = &omap44xx_emif_sysc,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/* emif1 */
|
|
|
|
+static struct omap_hwmod_irq_info omap44xx_emif1_irqs[] = {
|
|
|
|
+ { .irq = 110 + OMAP44XX_IRQ_GIC_START },
|
|
|
|
+ { .irq = -1 }
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod omap44xx_emif1_hwmod = {
|
|
|
|
+ .name = "emif1",
|
|
|
|
+ .class = &omap44xx_emif_hwmod_class,
|
|
|
|
+ .clkdm_name = "l3_emif_clkdm",
|
|
|
|
+ .flags = HWMOD_INIT_NO_IDLE | HWMOD_INIT_NO_RESET,
|
|
|
|
+ .mpu_irqs = omap44xx_emif1_irqs,
|
|
|
|
+ .main_clk = "ddrphy_ck",
|
|
|
|
+ .prcm = {
|
|
|
|
+ .omap4 = {
|
|
|
|
+ .clkctrl_offs = OMAP4_CM_MEMIF_EMIF_1_CLKCTRL_OFFSET,
|
|
|
|
+ .context_offs = OMAP4_RM_MEMIF_EMIF_1_CONTEXT_OFFSET,
|
|
|
|
+ .modulemode = MODULEMODE_HWCTRL,
|
|
|
|
+ },
|
|
|
|
+ },
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/* emif2 */
|
|
|
|
+static struct omap_hwmod_irq_info omap44xx_emif2_irqs[] = {
|
|
|
|
+ { .irq = 111 + OMAP44XX_IRQ_GIC_START },
|
|
|
|
+ { .irq = -1 }
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod omap44xx_emif2_hwmod = {
|
|
|
|
+ .name = "emif2",
|
|
|
|
+ .class = &omap44xx_emif_hwmod_class,
|
|
|
|
+ .clkdm_name = "l3_emif_clkdm",
|
|
|
|
+ .flags = HWMOD_INIT_NO_IDLE | HWMOD_INIT_NO_RESET,
|
|
|
|
+ .mpu_irqs = omap44xx_emif2_irqs,
|
|
|
|
+ .main_clk = "ddrphy_ck",
|
|
|
|
+ .prcm = {
|
|
|
|
+ .omap4 = {
|
|
|
|
+ .clkctrl_offs = OMAP4_CM_MEMIF_EMIF_2_CLKCTRL_OFFSET,
|
|
|
|
+ .context_offs = OMAP4_RM_MEMIF_EMIF_2_CONTEXT_OFFSET,
|
|
|
|
+ .modulemode = MODULEMODE_HWCTRL,
|
|
|
|
+ },
|