|
@@ -175,3 +175,105 @@
|
|
|
#define OMAP3_CONTROL_PADCONF_SDMMC1_DAT4_OFFSET 0x120
|
|
|
#define OMAP3_CONTROL_PADCONF_SDMMC1_DAT5_OFFSET 0x122
|
|
|
#define OMAP3_CONTROL_PADCONF_SDMMC1_DAT6_OFFSET 0x124
|
|
|
+#define OMAP3_CONTROL_PADCONF_SDMMC1_DAT7_OFFSET 0x126
|
|
|
+
|
|
|
+#define OMAP3_CONTROL_PADCONF_SDMMC2_CLK_OFFSET 0x128
|
|
|
+#define OMAP3_CONTROL_PADCONF_SDMMC2_CMD_OFFSET 0x12a
|
|
|
+#define OMAP3_CONTROL_PADCONF_SDMMC2_DAT0_OFFSET 0x12c
|
|
|
+#define OMAP3_CONTROL_PADCONF_SDMMC2_DAT1_OFFSET 0x12e
|
|
|
+#define OMAP3_CONTROL_PADCONF_SDMMC2_DAT2_OFFSET 0x130
|
|
|
+#define OMAP3_CONTROL_PADCONF_SDMMC2_DAT3_OFFSET 0x132
|
|
|
+#define OMAP3_CONTROL_PADCONF_SDMMC2_DAT4_OFFSET 0x134
|
|
|
+#define OMAP3_CONTROL_PADCONF_SDMMC2_DAT5_OFFSET 0x136
|
|
|
+#define OMAP3_CONTROL_PADCONF_SDMMC2_DAT6_OFFSET 0x138
|
|
|
+#define OMAP3_CONTROL_PADCONF_SDMMC2_DAT7_OFFSET 0x13a
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP3_DX_OFFSET 0x13c
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP3_DR_OFFSET 0x13e
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP3_CLKX_OFFSET 0x140
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP3_FSX_OFFSET 0x142
|
|
|
+#define OMAP3_CONTROL_PADCONF_UART2_CTS_OFFSET 0x144
|
|
|
+#define OMAP3_CONTROL_PADCONF_UART2_RTS_OFFSET 0x146
|
|
|
+#define OMAP3_CONTROL_PADCONF_UART2_TX_OFFSET 0x148
|
|
|
+#define OMAP3_CONTROL_PADCONF_UART2_RX_OFFSET 0x14a
|
|
|
+#define OMAP3_CONTROL_PADCONF_UART1_TX_OFFSET 0x14c
|
|
|
+#define OMAP3_CONTROL_PADCONF_UART1_RTS_OFFSET 0x14e
|
|
|
+#define OMAP3_CONTROL_PADCONF_UART1_CTS_OFFSET 0x150
|
|
|
+#define OMAP3_CONTROL_PADCONF_UART1_RX_OFFSET 0x152
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP4_CLKX_OFFSET 0x154
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP4_DR_OFFSET 0x156
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP4_DX_OFFSET 0x158
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP4_FSX_OFFSET 0x15a
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP1_CLKR_OFFSET 0x15c
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP1_FSR_OFFSET 0x15e
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP1_DX_OFFSET 0x160
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP1_DR_OFFSET 0x162
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP_CLKS_OFFSET 0x164
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP1_FSX_OFFSET 0x166
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCBSP1_CLKX_OFFSET 0x168
|
|
|
+#define OMAP3_CONTROL_PADCONF_UART3_CTS_RCTX_OFFSET 0x16a
|
|
|
+#define OMAP3_CONTROL_PADCONF_UART3_RTS_SD_OFFSET 0x16c
|
|
|
+#define OMAP3_CONTROL_PADCONF_UART3_RX_IRRX_OFFSET 0x16e
|
|
|
+#define OMAP3_CONTROL_PADCONF_UART3_TX_IRTX_OFFSET 0x170
|
|
|
+#define OMAP3_CONTROL_PADCONF_HSUSB0_CLK_OFFSET 0x172
|
|
|
+#define OMAP3_CONTROL_PADCONF_HSUSB0_STP_OFFSET 0x174
|
|
|
+#define OMAP3_CONTROL_PADCONF_HSUSB0_DIR_OFFSET 0x176
|
|
|
+#define OMAP3_CONTROL_PADCONF_HSUSB0_NXT_OFFSET 0x178
|
|
|
+#define OMAP3_CONTROL_PADCONF_HSUSB0_DATA0_OFFSET 0x17a
|
|
|
+#define OMAP3_CONTROL_PADCONF_HSUSB0_DATA1_OFFSET 0x17c
|
|
|
+#define OMAP3_CONTROL_PADCONF_HSUSB0_DATA2_OFFSET 0x17e
|
|
|
+#define OMAP3_CONTROL_PADCONF_HSUSB0_DATA3_OFFSET 0x180
|
|
|
+#define OMAP3_CONTROL_PADCONF_HSUSB0_DATA4_OFFSET 0x182
|
|
|
+#define OMAP3_CONTROL_PADCONF_HSUSB0_DATA5_OFFSET 0x184
|
|
|
+#define OMAP3_CONTROL_PADCONF_HSUSB0_DATA6_OFFSET 0x186
|
|
|
+#define OMAP3_CONTROL_PADCONF_HSUSB0_DATA7_OFFSET 0x188
|
|
|
+#define OMAP3_CONTROL_PADCONF_I2C1_SCL_OFFSET 0x18a
|
|
|
+#define OMAP3_CONTROL_PADCONF_I2C1_SDA_OFFSET 0x18c
|
|
|
+#define OMAP3_CONTROL_PADCONF_I2C2_SCL_OFFSET 0x18e
|
|
|
+#define OMAP3_CONTROL_PADCONF_I2C2_SDA_OFFSET 0x190
|
|
|
+#define OMAP3_CONTROL_PADCONF_I2C3_SCL_OFFSET 0x192
|
|
|
+#define OMAP3_CONTROL_PADCONF_I2C3_SDA_OFFSET 0x194
|
|
|
+#define OMAP3_CONTROL_PADCONF_HDQ_SIO_OFFSET 0x196
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCSPI1_CLK_OFFSET 0x198
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCSPI1_SIMO_OFFSET 0x19a
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCSPI1_SOMI_OFFSET 0x19c
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCSPI1_CS0_OFFSET 0x19e
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCSPI1_CS1_OFFSET 0x1a0
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCSPI1_CS2_OFFSET 0x1a2
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCSPI1_CS3_OFFSET 0x1a4
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCSPI2_CLK_OFFSET 0x1a6
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCSPI2_SIMO_OFFSET 0x1a8
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCSPI2_SOMI_OFFSET 0x1aa
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCSPI2_CS0_OFFSET 0x1ac
|
|
|
+#define OMAP3_CONTROL_PADCONF_MCSPI2_CS1_OFFSET 0x1ae
|
|
|
+#define OMAP3_CONTROL_PADCONF_SYS_NIRQ_OFFSET 0x1b0
|
|
|
+#define OMAP3_CONTROL_PADCONF_SYS_CLKOUT2_OFFSET 0x1b2
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD0_OFFSET 0x1b4
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD1_OFFSET 0x1b6
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD2_OFFSET 0x1b8
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD3_OFFSET 0x1ba
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD4_OFFSET 0x1bc
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD5_OFFSET 0x1be
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD6_OFFSET 0x1c0
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD7_OFFSET 0x1c2
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD8_OFFSET 0x1c4
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD9_OFFSET 0x1c6
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD10_OFFSET 0x1c8
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD11_OFFSET 0x1ca
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD12_OFFSET 0x1cc
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD13_OFFSET 0x1ce
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD14_OFFSET 0x1d0
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD15_OFFSET 0x1d2
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD16_OFFSET 0x1d4
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD17_OFFSET 0x1d6
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD18_OFFSET 0x1d8
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD19_OFFSET 0x1da
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD20_OFFSET 0x1dc
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD21_OFFSET 0x1de
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD22_OFFSET 0x1e0
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD23_OFFSET 0x1e2
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD24_OFFSET 0x1e4
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD25_OFFSET 0x1e6
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD26_OFFSET 0x1e8
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD27_OFFSET 0x1ea
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD28_OFFSET 0x1ec
|
|
|
+#define OMAP3_CONTROL_PADCONF_SAD2D_MCAD29_OFFSET 0x1ee
|