|
@@ -1627,3 +1627,90 @@
|
|
|
|
|
|
/* Used by PM_ABE_DMIC_WKDEP */
|
|
|
#define OMAP4430_WKUPDEP_DMIC_IRQ_TESLA_SHIFT 2
|
|
|
+#define OMAP4430_WKUPDEP_DMIC_IRQ_TESLA_MASK (1 << 2)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_DMTIMER10_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER10_MPU_SHIFT 0
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER10_MPU_MASK (1 << 0)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_DMTIMER11_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER11_DUCATI_SHIFT 1
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER11_DUCATI_MASK (1 << 1)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_DMTIMER11_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER11_MPU_SHIFT 0
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER11_MPU_MASK (1 << 0)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_DMTIMER2_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER2_MPU_SHIFT 0
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER2_MPU_MASK (1 << 0)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_DMTIMER3_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER3_DUCATI_SHIFT 1
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER3_DUCATI_MASK (1 << 1)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_DMTIMER3_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER3_MPU_SHIFT 0
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER3_MPU_MASK (1 << 0)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_DMTIMER4_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER4_DUCATI_SHIFT 1
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER4_DUCATI_MASK (1 << 1)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_DMTIMER4_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER4_MPU_SHIFT 0
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER4_MPU_MASK (1 << 0)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_DMTIMER9_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER9_DUCATI_SHIFT 1
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER9_DUCATI_MASK (1 << 1)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_DMTIMER9_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER9_MPU_SHIFT 0
|
|
|
+#define OMAP4430_WKUPDEP_DMTIMER9_MPU_MASK (1 << 0)
|
|
|
+
|
|
|
+/* Used by PM_DSS_DSS_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DSI1_DUCATI_SHIFT 5
|
|
|
+#define OMAP4430_WKUPDEP_DSI1_DUCATI_MASK (1 << 5)
|
|
|
+
|
|
|
+/* Used by PM_DSS_DSS_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DSI1_MPU_SHIFT 4
|
|
|
+#define OMAP4430_WKUPDEP_DSI1_MPU_MASK (1 << 4)
|
|
|
+
|
|
|
+/* Used by PM_DSS_DSS_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DSI1_SDMA_SHIFT 7
|
|
|
+#define OMAP4430_WKUPDEP_DSI1_SDMA_MASK (1 << 7)
|
|
|
+
|
|
|
+/* Used by PM_DSS_DSS_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DSI1_TESLA_SHIFT 6
|
|
|
+#define OMAP4430_WKUPDEP_DSI1_TESLA_MASK (1 << 6)
|
|
|
+
|
|
|
+/* Used by PM_DSS_DSS_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DSI2_DUCATI_SHIFT 9
|
|
|
+#define OMAP4430_WKUPDEP_DSI2_DUCATI_MASK (1 << 9)
|
|
|
+
|
|
|
+/* Used by PM_DSS_DSS_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DSI2_MPU_SHIFT 8
|
|
|
+#define OMAP4430_WKUPDEP_DSI2_MPU_MASK (1 << 8)
|
|
|
+
|
|
|
+/* Used by PM_DSS_DSS_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DSI2_SDMA_SHIFT 11
|
|
|
+#define OMAP4430_WKUPDEP_DSI2_SDMA_MASK (1 << 11)
|
|
|
+
|
|
|
+/* Used by PM_DSS_DSS_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_DSI2_TESLA_SHIFT 10
|
|
|
+#define OMAP4430_WKUPDEP_DSI2_TESLA_MASK (1 << 10)
|
|
|
+
|
|
|
+/* Used by PM_WKUP_GPIO1_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_GPIO1_IRQ1_DUCATI_SHIFT 1
|
|
|
+#define OMAP4430_WKUPDEP_GPIO1_IRQ1_DUCATI_MASK (1 << 1)
|
|
|
+
|
|
|
+/* Used by PM_WKUP_GPIO1_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_GPIO1_IRQ1_MPU_SHIFT 0
|
|
|
+#define OMAP4430_WKUPDEP_GPIO1_IRQ1_MPU_MASK (1 << 0)
|
|
|
+
|
|
|
+/* Used by PM_WKUP_GPIO1_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_GPIO1_IRQ2_TESLA_SHIFT 6
|
|
|
+#define OMAP4430_WKUPDEP_GPIO1_IRQ2_TESLA_MASK (1 << 6)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_GPIO2_WKDEP */
|