|  | @@ -90,3 +90,70 @@ typedef struct {
 | 
	
		
			
				|  |  |  			titan_64	serren;
 | 
	
		
			
				|  |  |  			titan_64	serrset;
 | 
	
		
			
				|  |  |  			titan_64	reserved0;
 | 
	
		
			
				|  |  | +			titan_64	gperror;
 | 
	
		
			
				|  |  | +			titan_64	gperren;
 | 
	
		
			
				|  |  | +			titan_64	gperrset;
 | 
	
		
			
				|  |  | +			titan_64	reserved1;
 | 
	
		
			
				|  |  | +			titan_64	gtlbiv;
 | 
	
		
			
				|  |  | +			titan_64	gtlbia;
 | 
	
		
			
				|  |  | +			titan_64	reserved2[2];
 | 
	
		
			
				|  |  | +			titan_64	sctl;
 | 
	
		
			
				|  |  | +			titan_64	reserved3[3];
 | 
	
		
			
				|  |  | +		} g;
 | 
	
		
			
				|  |  | +		struct {
 | 
	
		
			
				|  |  | +			titan_64	agperror;
 | 
	
		
			
				|  |  | +			titan_64	agperren;
 | 
	
		
			
				|  |  | +			titan_64	agperrset;
 | 
	
		
			
				|  |  | +			titan_64	agplastwr;
 | 
	
		
			
				|  |  | +			titan_64	aperror;
 | 
	
		
			
				|  |  | +			titan_64	aperren;
 | 
	
		
			
				|  |  | +			titan_64	aperrset;
 | 
	
		
			
				|  |  | +			titan_64	reserved0;
 | 
	
		
			
				|  |  | +			titan_64	atlbiv;
 | 
	
		
			
				|  |  | +			titan_64	atlbia;
 | 
	
		
			
				|  |  | +			titan_64	reserved1[6];
 | 
	
		
			
				|  |  | +		} a;
 | 
	
		
			
				|  |  | +	} port_specific;
 | 
	
		
			
				|  |  | +	titan_64	sprst;
 | 
	
		
			
				|  |  | +	titan_64	reserved1[31];
 | 
	
		
			
				|  |  | +} titan_pachip_port;
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +typedef struct {
 | 
	
		
			
				|  |  | +	titan_pachip_port	g_port;
 | 
	
		
			
				|  |  | +	titan_pachip_port	a_port;
 | 
	
		
			
				|  |  | +} titan_pachip;
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +#define TITAN_cchip	((titan_cchip  *)(IDENT_ADDR+TI_BIAS+0x1A0000000UL))
 | 
	
		
			
				|  |  | +#define TITAN_dchip    	((titan_dchip  *)(IDENT_ADDR+TI_BIAS+0x1B0000800UL))
 | 
	
		
			
				|  |  | +#define TITAN_pachip0 	((titan_pachip *)(IDENT_ADDR+TI_BIAS+0x180000000UL))
 | 
	
		
			
				|  |  | +#define TITAN_pachip1 	((titan_pachip *)(IDENT_ADDR+TI_BIAS+0x380000000UL))
 | 
	
		
			
				|  |  | +extern unsigned TITAN_agp;
 | 
	
		
			
				|  |  | +extern int TITAN_bootcpu;
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +/*
 | 
	
		
			
				|  |  | + * TITAN PA-chip Window Space Base Address register.
 | 
	
		
			
				|  |  | + * (WSBA[0-2])
 | 
	
		
			
				|  |  | + */
 | 
	
		
			
				|  |  | +#define wsba_m_ena 0x1                
 | 
	
		
			
				|  |  | +#define wsba_m_sg 0x2
 | 
	
		
			
				|  |  | +#define wsba_m_addr 0xFFF00000  
 | 
	
		
			
				|  |  | +#define wmask_k_sz1gb 0x3FF00000                   
 | 
	
		
			
				|  |  | +union TPAchipWSBA {
 | 
	
		
			
				|  |  | +	struct  {
 | 
	
		
			
				|  |  | +		unsigned wsba_v_ena : 1;
 | 
	
		
			
				|  |  | +		unsigned wsba_v_sg : 1;
 | 
	
		
			
				|  |  | +		unsigned wsba_v_rsvd1 : 18;
 | 
	
		
			
				|  |  | +		unsigned wsba_v_addr : 12;
 | 
	
		
			
				|  |  | +		unsigned wsba_v_rsvd2 : 32;
 | 
	
		
			
				|  |  | +        } wsba_r_bits;
 | 
	
		
			
				|  |  | +	int wsba_q_whole [2];
 | 
	
		
			
				|  |  | +};
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +/*
 | 
	
		
			
				|  |  | + * TITAN PA-chip Control Register
 | 
	
		
			
				|  |  | + * This definition covers both the G-Port GPCTL and the A-PORT APCTL.
 | 
	
		
			
				|  |  | + * Bits <51:0> are the same in both cases. APCTL<63:52> are only 
 | 
	
		
			
				|  |  | + * applicable to AGP.
 | 
	
		
			
				|  |  | + */
 | 
	
		
			
				|  |  | +#define pctl_m_fbtb 			0x00000001
 | 
	
		
			
				|  |  | +#define pctl_m_thdis 			0x00000002
 |