|
@@ -33,3 +33,142 @@
|
|
|
#define MPP1_GE1_TXCTL MPP(1, 0x2, 0, 0, 1)
|
|
|
#define MPP1_UNUSED MPP(1, 0x3, 0, 0, 1)
|
|
|
|
|
|
+#define MPP2_GPIO MPP(2, 0x0, 1, 1, 1)
|
|
|
+#define MPP2_GE0_CRS MPP(2, 0x1, 0, 0, 1)
|
|
|
+#define MPP2_GE1_RXCTL MPP(2, 0x2, 0, 0, 1)
|
|
|
+#define MPP2_UNUSED MPP(2, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP3_GPIO MPP(3, 0x0, 1, 1, 1)
|
|
|
+#define MPP3_GE0_TXERR MPP(3, 0x1, 0, 0, 1)
|
|
|
+#define MPP3_GE1_RXCLK MPP(3, 0x2, 0, 0, 1)
|
|
|
+#define MPP3_UNUSED MPP(3, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP4_GPIO MPP(4, 0x0, 1, 1, 1)
|
|
|
+#define MPP4_GE0_TXD4 MPP(4, 0x1, 0, 0, 1)
|
|
|
+#define MPP4_GE1_TXD0 MPP(4, 0x2, 0, 0, 1)
|
|
|
+#define MPP4_UNUSED MPP(4, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP5_GPIO MPP(5, 0x0, 1, 1, 1)
|
|
|
+#define MPP5_GE0_TXD5 MPP(5, 0x1, 0, 0, 1)
|
|
|
+#define MPP5_GE1_TXD1 MPP(5, 0x2, 0, 0, 1)
|
|
|
+#define MPP5_UNUSED MPP(5, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP6_GPIO MPP(6, 0x0, 1, 1, 1)
|
|
|
+#define MPP6_GE0_TXD6 MPP(6, 0x1, 0, 0, 1)
|
|
|
+#define MPP6_GE1_TXD2 MPP(6, 0x2, 0, 0, 1)
|
|
|
+#define MPP6_UNUSED MPP(6, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP7_GPIO MPP(7, 0x0, 1, 1, 1)
|
|
|
+#define MPP7_GE0_TXD7 MPP(7, 0x1, 0, 0, 1)
|
|
|
+#define MPP7_GE1_TXD3 MPP(7, 0x2, 0, 0, 1)
|
|
|
+#define MPP7_UNUSED MPP(7, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP8_GPIO MPP(8, 0x0, 1, 1, 1)
|
|
|
+#define MPP8_GE0_RXD4 MPP(8, 0x1, 0, 0, 1)
|
|
|
+#define MPP8_GE1_RXD0 MPP(8, 0x2, 0, 0, 1)
|
|
|
+#define MPP8_UNUSED MPP(8, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP9_GPIO MPP(9, 0x0, 1, 1, 1)
|
|
|
+#define MPP9_GE0_RXD5 MPP(9, 0x1, 0, 0, 1)
|
|
|
+#define MPP9_GE1_RXD1 MPP(9, 0x2, 0, 0, 1)
|
|
|
+#define MPP9_UNUSED MPP(9, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP10_GPIO MPP(10, 0x0, 1, 1, 1)
|
|
|
+#define MPP10_GE0_RXD6 MPP(10, 0x1, 0, 0, 1)
|
|
|
+#define MPP10_GE1_RXD2 MPP(10, 0x2, 0, 0, 1)
|
|
|
+#define MPP10_UNUSED MPP(10, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP11_GPIO MPP(11, 0x0, 1, 1, 1)
|
|
|
+#define MPP11_GE0_RXD7 MPP(11, 0x1, 0, 0, 1)
|
|
|
+#define MPP11_GE1_RXD3 MPP(11, 0x2, 0, 0, 1)
|
|
|
+#define MPP11_UNUSED MPP(11, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP12_GPIO MPP(12, 0x0, 1, 1, 1)
|
|
|
+#define MPP12_M_BB MPP(12, 0x3, 0, 0, 1)
|
|
|
+#define MPP12_UA0_CTSn MPP(12, 0x4, 0, 0, 1)
|
|
|
+#define MPP12_NAND_FLASH_REn0 MPP(12, 0x5, 0, 0, 1)
|
|
|
+#define MPP12_TDM0_SCSn MPP(12, 0X6, 0, 0, 1)
|
|
|
+#define MPP12_UNUSED MPP(12, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP13_GPIO MPP(13, 0x0, 1, 1, 1)
|
|
|
+#define MPP13_SYSRST_OUTn MPP(13, 0x3, 0, 0, 1)
|
|
|
+#define MPP13_UA0_RTSn MPP(13, 0x4, 0, 0, 1)
|
|
|
+#define MPP13_NAN_FLASH_WEn0 MPP(13, 0x5, 0, 0, 1)
|
|
|
+#define MPP13_TDM_SCLK MPP(13, 0x6, 0, 0, 1)
|
|
|
+#define MPP13_UNUSED MPP(13, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP14_GPIO MPP(14, 0x0, 1, 1, 1)
|
|
|
+#define MPP14_SATA1_ACTn MPP(14, 0x3, 0, 0, 1)
|
|
|
+#define MPP14_UA1_CTSn MPP(14, 0x4, 0, 0, 1)
|
|
|
+#define MPP14_NAND_FLASH_REn1 MPP(14, 0x5, 0, 0, 1)
|
|
|
+#define MPP14_TDM_SMOSI MPP(14, 0x6, 0, 0, 1)
|
|
|
+#define MPP14_UNUSED MPP(14, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP15_GPIO MPP(15, 0x0, 1, 1, 1)
|
|
|
+#define MPP15_SATA0_ACTn MPP(15, 0x3, 0, 0, 1)
|
|
|
+#define MPP15_UA1_RTSn MPP(15, 0x4, 0, 0, 1)
|
|
|
+#define MPP15_NAND_FLASH_WEn1 MPP(15, 0x5, 0, 0, 1)
|
|
|
+#define MPP15_TDM_SMISO MPP(15, 0x6, 0, 0, 1)
|
|
|
+#define MPP15_UNUSED MPP(15, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP16_GPIO MPP(16, 0x0, 1, 1, 1)
|
|
|
+#define MPP16_SATA1_PRESENTn MPP(16, 0x3, 0, 0, 1)
|
|
|
+#define MPP16_UA2_TXD MPP(16, 0x4, 0, 0, 1)
|
|
|
+#define MPP16_NAND_FLASH_REn3 MPP(16, 0x5, 0, 0, 1)
|
|
|
+#define MPP16_TDM_INTn MPP(16, 0x6, 0, 0, 1)
|
|
|
+#define MPP16_UNUSED MPP(16, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+#define MPP17_GPIO MPP(17, 0x0, 1, 1, 1)
|
|
|
+#define MPP17_SATA0_PRESENTn MPP(17, 0x3, 0, 0, 1)
|
|
|
+#define MPP17_UA2_RXD MPP(17, 0x4, 0, 0, 1)
|
|
|
+#define MPP17_NAND_FLASH_WEn3 MPP(17, 0x5, 0, 0, 1)
|
|
|
+#define MPP17_TDM_RSTn MPP(17, 0x6, 0, 0, 1)
|
|
|
+#define MPP17_UNUSED MPP(17, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+#define MPP18_GPIO MPP(18, 0x0, 1, 1, 1)
|
|
|
+#define MPP18_UA0_CTSn MPP(18, 0x4, 0, 0, 1)
|
|
|
+#define MPP18_BOOT_FLASH_REn MPP(18, 0x5, 0, 0, 1)
|
|
|
+#define MPP18_UNUSED MPP(18, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+
|
|
|
+#define MPP19_GPIO MPP(19, 0x0, 1, 1, 1)
|
|
|
+#define MPP19_UA0_CTSn MPP(19, 0x4, 0, 0, 1)
|
|
|
+#define MPP19_BOOT_FLASH_WEn MPP(19, 0x5, 0, 0, 1)
|
|
|
+#define MPP19_UNUSED MPP(19, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+#define MPP20_GPIO MPP(20, 0x0, 1, 1, 1)
|
|
|
+#define MPP20_UA1_CTSs MPP(20, 0x4, 0, 0, 1)
|
|
|
+#define MPP20_TDM_PCLK MPP(20, 0x6, 0, 0, 0)
|
|
|
+#define MPP20_UNUSED MPP(20, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+
|
|
|
+#define MPP21_GPIO MPP(21, 0x0, 1, 1, 1)
|
|
|
+#define MPP21_UA1_CTSs MPP(21, 0x4, 0, 0, 1)
|
|
|
+#define MPP21_TDM_FSYNC MPP(21, 0x6, 0, 0, 0)
|
|
|
+#define MPP21_UNUSED MPP(21, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+
|
|
|
+#define MPP22_GPIO MPP(22, 0x0, 1, 1, 1)
|
|
|
+#define MPP22_UA3_TDX MPP(22, 0x4, 0, 0, 1)
|
|
|
+#define MPP22_NAND_FLASH_REn2 MPP(22, 0x5, 0, 0, 1)
|
|
|
+#define MPP22_TDM_DRX MPP(22, 0x6, 0, 0, 1)
|
|
|
+#define MPP22_UNUSED MPP(22, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+
|
|
|
+#define MPP23_GPIO MPP(23, 0x0, 1, 1, 1)
|
|
|
+#define MPP23_UA3_RDX MPP(23, 0x4, 0, 0, 1)
|
|
|
+#define MPP23_NAND_FLASH_WEn2 MPP(23, 0x5, 0, 0, 1)
|
|
|
+#define MPP23_TDM_DTX MPP(23, 0x6, 0, 0, 1)
|
|
|
+#define MPP23_UNUSED MPP(23, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+#define MPP24_GPIO MPP(24, 0x0, 1, 1, 1)
|
|
|
+#define MPP24_UA2_TXD MPP(24, 0x4, 0, 0, 1)
|
|
|
+#define MPP24_TDM_INTn MPP(24, 0x6, 0, 0, 1)
|