|
@@ -1174,3 +1174,93 @@ typedef volatile struct {
|
|
* LCD Gray Palette Mapping Register
|
|
* LCD Gray Palette Mapping Register
|
|
*/
|
|
*/
|
|
#define LGPMR_ADDR 0xfffffa32
|
|
#define LGPMR_ADDR 0xfffffa32
|
|
|
|
+#define LGPMR WORD_REF(LGPMR_ADDR)
|
|
|
|
+
|
|
|
|
+#define LGPMR_GLEVEL3_MASK 0x000f
|
|
|
|
+#define LGPMR_GLEVEL3_SHIFT 0
|
|
|
|
+#define LGPMR_GLEVEL2_MASK 0x00f0
|
|
|
|
+#define LGPMR_GLEVEL2_SHIFT 4
|
|
|
|
+#define LGPMR_GLEVEL0_MASK 0x0f00
|
|
|
|
+#define LGPMR_GLEVEL0_SHIFT 8
|
|
|
|
+#define LGPMR_GLEVEL1_MASK 0xf000
|
|
|
|
+#define LGPMR_GLEVEL1_SHIFT 12
|
|
|
|
+
|
|
|
|
+/**********
|
|
|
|
+ *
|
|
|
|
+ * 0xFFFFFBxx -- Real-Time Clock (RTC)
|
|
|
|
+ *
|
|
|
|
+ **********/
|
|
|
|
+
|
|
|
|
+/*
|
|
|
|
+ * RTC Hours Minutes and Seconds Register
|
|
|
|
+ */
|
|
|
|
+#define RTCTIME_ADDR 0xfffffb00
|
|
|
|
+#define RTCTIME LONG_REF(RTCTIME_ADDR)
|
|
|
|
+
|
|
|
|
+#define RTCTIME_SECONDS_MASK 0x0000003f /* Seconds */
|
|
|
|
+#define RTCTIME_SECONDS_SHIFT 0
|
|
|
|
+#define RTCTIME_MINUTES_MASK 0x003f0000 /* Minutes */
|
|
|
|
+#define RTCTIME_MINUTES_SHIFT 16
|
|
|
|
+#define RTCTIME_HOURS_MASK 0x1f000000 /* Hours */
|
|
|
|
+#define RTCTIME_HOURS_SHIFT 24
|
|
|
|
+
|
|
|
|
+/*
|
|
|
|
+ * RTC Alarm Register
|
|
|
|
+ */
|
|
|
|
+#define RTCALRM_ADDR 0xfffffb04
|
|
|
|
+#define RTCALRM LONG_REF(RTCALRM_ADDR)
|
|
|
|
+
|
|
|
|
+#define RTCALRM_SECONDS_MASK 0x0000003f /* Seconds */
|
|
|
|
+#define RTCALRM_SECONDS_SHIFT 0
|
|
|
|
+#define RTCALRM_MINUTES_MASK 0x003f0000 /* Minutes */
|
|
|
|
+#define RTCALRM_MINUTES_SHIFT 16
|
|
|
|
+#define RTCALRM_HOURS_MASK 0x1f000000 /* Hours */
|
|
|
|
+#define RTCALRM_HOURS_SHIFT 24
|
|
|
|
+
|
|
|
|
+/*
|
|
|
|
+ * RTC Control Register
|
|
|
|
+ */
|
|
|
|
+#define RTCCTL_ADDR 0xfffffb0c
|
|
|
|
+#define RTCCTL WORD_REF(RTCCTL_ADDR)
|
|
|
|
+
|
|
|
|
+#define RTCCTL_384 0x0020 /* Crystal Selection */
|
|
|
|
+#define RTCCTL_ENABLE 0x0080 /* RTC Enable */
|
|
|
|
+
|
|
|
|
+/* 'EZ328-compatible definitions */
|
|
|
|
+#define RTCCTL_XTL RTCCTL_384
|
|
|
|
+#define RTCCTL_EN RTCCTL_ENABLE
|
|
|
|
+
|
|
|
|
+/*
|
|
|
|
+ * RTC Interrupt Status Register
|
|
|
|
+ */
|
|
|
|
+#define RTCISR_ADDR 0xfffffb0e
|
|
|
|
+#define RTCISR WORD_REF(RTCISR_ADDR)
|
|
|
|
+
|
|
|
|
+#define RTCISR_SW 0x0001 /* Stopwatch timed out */
|
|
|
|
+#define RTCISR_MIN 0x0002 /* 1-minute interrupt has occurred */
|
|
|
|
+#define RTCISR_ALM 0x0004 /* Alarm interrupt has occurred */
|
|
|
|
+#define RTCISR_DAY 0x0008 /* 24-hour rollover interrupt has occurred */
|
|
|
|
+#define RTCISR_1HZ 0x0010 /* 1Hz interrupt has occurred */
|
|
|
|
+
|
|
|
|
+/*
|
|
|
|
+ * RTC Interrupt Enable Register
|
|
|
|
+ */
|
|
|
|
+#define RTCIENR_ADDR 0xfffffb10
|
|
|
|
+#define RTCIENR WORD_REF(RTCIENR_ADDR)
|
|
|
|
+
|
|
|
|
+#define RTCIENR_SW 0x0001 /* Stopwatch interrupt enable */
|
|
|
|
+#define RTCIENR_MIN 0x0002 /* 1-minute interrupt enable */
|
|
|
|
+#define RTCIENR_ALM 0x0004 /* Alarm interrupt enable */
|
|
|
|
+#define RTCIENR_DAY 0x0008 /* 24-hour rollover interrupt enable */
|
|
|
|
+#define RTCIENR_1HZ 0x0010 /* 1Hz interrupt enable */
|
|
|
|
+
|
|
|
|
+/*
|
|
|
|
+ * Stopwatch Minutes Register
|
|
|
|
+ */
|
|
|
|
+#define STPWCH_ADDR 0xfffffb12
|
|
|
|
+#define STPWCH WORD_REF(STPWCH)
|
|
|
|
+
|
|
|
|
+#define STPWCH_CNT_MASK 0x00ff /* Stopwatch countdown value */
|
|
|
|
+#define SPTWCH_CNT_SHIFT 0
|
|
|
|
+
|
|
|
|
+#endif /* _MC68328_H_ */
|