|
@@ -911,3 +911,187 @@ static pinmux_enum_t pinmux_data[] = {
|
|
|
PINMUX_DATA(MSIOF2_RSYNC_MARK, PORT44_FN2),
|
|
|
PINMUX_DATA(KEYIN1_PORT44_MARK, PORT44_FN3, MSEL4CR_18_0),
|
|
|
PINMUX_DATA(DV_D14_MARK, PORT44_FN6),
|
|
|
+
|
|
|
+ /* Port45 */
|
|
|
+ PINMUX_DATA(LCD0_D13_MARK, PORT45_FN1),
|
|
|
+ PINMUX_DATA(MSIOF2_RSCK_MARK, PORT45_FN2),
|
|
|
+ PINMUX_DATA(KEYIN2_PORT45_MARK, PORT45_FN3, MSEL4CR_18_0),
|
|
|
+ PINMUX_DATA(DV_D13_MARK, PORT45_FN6),
|
|
|
+
|
|
|
+ /* Port46 */
|
|
|
+ PINMUX_DATA(LCD0_D12_MARK, PORT46_FN1),
|
|
|
+ PINMUX_DATA(KEYIN3_PORT46_MARK, PORT46_FN3, MSEL4CR_18_0),
|
|
|
+ PINMUX_DATA(DV_D12_MARK, PORT46_FN6),
|
|
|
+
|
|
|
+ /* Port47 */
|
|
|
+ PINMUX_DATA(LCD0_D11_MARK, PORT47_FN1),
|
|
|
+ PINMUX_DATA(KEYIN4_MARK, PORT47_FN3),
|
|
|
+ PINMUX_DATA(DV_D11_MARK, PORT47_FN6),
|
|
|
+
|
|
|
+ /* Port48 */
|
|
|
+ PINMUX_DATA(LCD0_D10_MARK, PORT48_FN1),
|
|
|
+ PINMUX_DATA(KEYIN5_MARK, PORT48_FN3),
|
|
|
+ PINMUX_DATA(DV_D10_MARK, PORT48_FN6),
|
|
|
+
|
|
|
+ /* Port49 */
|
|
|
+ PINMUX_DATA(LCD0_D9_MARK, PORT49_FN1),
|
|
|
+ PINMUX_DATA(KEYIN6_MARK, PORT49_FN3),
|
|
|
+ PINMUX_DATA(DV_D9_MARK, PORT49_FN6),
|
|
|
+ PINMUX_DATA(IRQ30_PORT49_MARK, PORT49_FN0, MSEL1CR_30_1),
|
|
|
+
|
|
|
+ /* Port50 */
|
|
|
+ PINMUX_DATA(LCD0_D8_MARK, PORT50_FN1),
|
|
|
+ PINMUX_DATA(KEYIN7_MARK, PORT50_FN3),
|
|
|
+ PINMUX_DATA(DV_D8_MARK, PORT50_FN6),
|
|
|
+ PINMUX_DATA(IRQ29_PORT50_MARK, PORT50_FN0, MSEL1CR_29_1),
|
|
|
+
|
|
|
+ /* Port51 */
|
|
|
+ PINMUX_DATA(LCD0_D7_MARK, PORT51_FN1),
|
|
|
+ PINMUX_DATA(KEYOUT0_MARK, PORT51_FN3),
|
|
|
+ PINMUX_DATA(DV_D7_MARK, PORT51_FN6),
|
|
|
+
|
|
|
+ /* Port52 */
|
|
|
+ PINMUX_DATA(LCD0_D6_MARK, PORT52_FN1),
|
|
|
+ PINMUX_DATA(KEYOUT1_MARK, PORT52_FN3),
|
|
|
+ PINMUX_DATA(DV_D6_MARK, PORT52_FN6),
|
|
|
+
|
|
|
+ /* Port53 */
|
|
|
+ PINMUX_DATA(LCD0_D5_MARK, PORT53_FN1),
|
|
|
+ PINMUX_DATA(KEYOUT2_MARK, PORT53_FN3),
|
|
|
+ PINMUX_DATA(DV_D5_MARK, PORT53_FN6),
|
|
|
+
|
|
|
+ /* Port54 */
|
|
|
+ PINMUX_DATA(LCD0_D4_MARK, PORT54_FN1),
|
|
|
+ PINMUX_DATA(KEYOUT3_MARK, PORT54_FN3),
|
|
|
+ PINMUX_DATA(DV_D4_MARK, PORT54_FN6),
|
|
|
+
|
|
|
+ /* Port55 */
|
|
|
+ PINMUX_DATA(LCD0_D3_MARK, PORT55_FN1),
|
|
|
+ PINMUX_DATA(KEYOUT4_MARK, PORT55_FN3),
|
|
|
+ PINMUX_DATA(KEYIN3_PORT55_MARK, PORT55_FN4, MSEL4CR_18_1),
|
|
|
+ PINMUX_DATA(DV_D3_MARK, PORT55_FN6),
|
|
|
+
|
|
|
+ /* Port56 */
|
|
|
+ PINMUX_DATA(LCD0_D2_MARK, PORT56_FN1),
|
|
|
+ PINMUX_DATA(KEYOUT5_MARK, PORT56_FN3),
|
|
|
+ PINMUX_DATA(KEYIN2_PORT56_MARK, PORT56_FN4, MSEL4CR_18_1),
|
|
|
+ PINMUX_DATA(DV_D2_MARK, PORT56_FN6),
|
|
|
+ PINMUX_DATA(IRQ28_PORT56_MARK, PORT56_FN0, MSEL1CR_28_1),
|
|
|
+
|
|
|
+ /* Port57 */
|
|
|
+ PINMUX_DATA(LCD0_D1_MARK, PORT57_FN1),
|
|
|
+ PINMUX_DATA(KEYOUT6_MARK, PORT57_FN3),
|
|
|
+ PINMUX_DATA(KEYIN1_PORT57_MARK, PORT57_FN4, MSEL4CR_18_1),
|
|
|
+ PINMUX_DATA(DV_D1_MARK, PORT57_FN6),
|
|
|
+ PINMUX_DATA(IRQ27_PORT57_MARK, PORT57_FN0, MSEL1CR_27_1),
|
|
|
+
|
|
|
+ /* Port58 */
|
|
|
+ PINMUX_DATA(LCD0_D0_MARK, PORT58_FN1),
|
|
|
+ PINMUX_DATA(KEYOUT7_MARK, PORT58_FN3),
|
|
|
+ PINMUX_DATA(KEYIN0_PORT58_MARK, PORT58_FN4, MSEL4CR_18_1),
|
|
|
+ PINMUX_DATA(DV_D0_MARK, PORT58_FN6),
|
|
|
+ PINMUX_DATA(IRQ26_PORT58_MARK, PORT58_FN0, MSEL1CR_26_1),
|
|
|
+
|
|
|
+ /* Port59 */
|
|
|
+ PINMUX_DATA(LCD0_VCPWC_MARK, PORT59_FN1),
|
|
|
+ PINMUX_DATA(BBIF2_TSCK2_PORT59_MARK, PORT59_FN2, MSEL5CR_0_0),
|
|
|
+ PINMUX_DATA(RSPI_MOSI_A_MARK, PORT59_FN6),
|
|
|
+
|
|
|
+ /* Port60 */
|
|
|
+ PINMUX_DATA(LCD0_VEPWC_MARK, PORT60_FN1),
|
|
|
+ PINMUX_DATA(BBIF2_RXD2_PORT60_MARK, PORT60_FN2, MSEL5CR_0_0),
|
|
|
+ PINMUX_DATA(RSPI_MISO_A_MARK, PORT60_FN6),
|
|
|
+
|
|
|
+ /* Port61 */
|
|
|
+ PINMUX_DATA(LCD0_DON_MARK, PORT61_FN1),
|
|
|
+ PINMUX_DATA(MSIOF2_TXD_MARK, PORT61_FN2),
|
|
|
+
|
|
|
+ /* Port62 */
|
|
|
+ PINMUX_DATA(LCD0_DCK_MARK, PORT62_FN1),
|
|
|
+ PINMUX_DATA(LCD0_WR_MARK, PORT62_FN4),
|
|
|
+ PINMUX_DATA(DV_CLK_MARK, PORT62_FN6),
|
|
|
+ PINMUX_DATA(IRQ15_PORT62_MARK, PORT62_FN0, MSEL1CR_15_1),
|
|
|
+
|
|
|
+ /* Port63 */
|
|
|
+ PINMUX_DATA(LCD0_VSYN_MARK, PORT63_FN1),
|
|
|
+ PINMUX_DATA(DV_VSYNC_MARK, PORT63_FN6),
|
|
|
+ PINMUX_DATA(IRQ14_PORT63_MARK, PORT63_FN0, MSEL1CR_14_1),
|
|
|
+
|
|
|
+ /* Port64 */
|
|
|
+ PINMUX_DATA(LCD0_HSYN_MARK, PORT64_FN1),
|
|
|
+ PINMUX_DATA(LCD0_CS_MARK, PORT64_FN4),
|
|
|
+ PINMUX_DATA(DV_HSYNC_MARK, PORT64_FN6),
|
|
|
+ PINMUX_DATA(IRQ13_PORT64_MARK, PORT64_FN0, MSEL1CR_13_1),
|
|
|
+
|
|
|
+ /* Port65 */
|
|
|
+ PINMUX_DATA(LCD0_DISP_MARK, PORT65_FN1),
|
|
|
+ PINMUX_DATA(MSIOF2_TSCK_MARK, PORT65_FN2),
|
|
|
+ PINMUX_DATA(LCD0_RS_MARK, PORT65_FN4),
|
|
|
+
|
|
|
+ /* Port66 */
|
|
|
+ PINMUX_DATA(MEMC_INT_MARK, PORT66_FN1),
|
|
|
+ PINMUX_DATA(TPU0TO2_PORT66_MARK, PORT66_FN3, MSEL5CR_25_0),
|
|
|
+ PINMUX_DATA(MMC0_CLK_PORT66_MARK, PORT66_FN4, MSEL4CR_15_0),
|
|
|
+ PINMUX_DATA(SDHI1_CLK_MARK, PORT66_FN6),
|
|
|
+
|
|
|
+ /* Port67 - Port73 Function1 */
|
|
|
+ PINMUX_DATA(MEMC_CS0_MARK, PORT67_FN1),
|
|
|
+ PINMUX_DATA(MEMC_AD8_MARK, PORT68_FN1),
|
|
|
+ PINMUX_DATA(MEMC_AD9_MARK, PORT69_FN1),
|
|
|
+ PINMUX_DATA(MEMC_AD10_MARK, PORT70_FN1),
|
|
|
+ PINMUX_DATA(MEMC_AD11_MARK, PORT71_FN1),
|
|
|
+ PINMUX_DATA(MEMC_AD12_MARK, PORT72_FN1),
|
|
|
+ PINMUX_DATA(MEMC_AD13_MARK, PORT73_FN1),
|
|
|
+
|
|
|
+ /* Port67 - Port73 Function2 */
|
|
|
+ PINMUX_DATA(MSIOF1_SS1_PORT67_MARK, PORT67_FN2, MSEL4CR_10_1),
|
|
|
+ PINMUX_DATA(MSIOF1_RSCK_MARK, PORT68_FN2),
|
|
|
+ PINMUX_DATA(MSIOF1_RSYNC_MARK, PORT69_FN2),
|
|
|
+ PINMUX_DATA(MSIOF1_MCK0_MARK, PORT70_FN2),
|
|
|
+ PINMUX_DATA(MSIOF1_MCK1_MARK, PORT71_FN2),
|
|
|
+ PINMUX_DATA(MSIOF1_TSCK_PORT72_MARK, PORT72_FN2, MSEL4CR_10_1),
|
|
|
+ PINMUX_DATA(MSIOF1_TSYNC_PORT73_MARK, PORT73_FN2, MSEL4CR_10_1),
|
|
|
+
|
|
|
+ /* Port67 - Port73 Function4 */
|
|
|
+ PINMUX_DATA(MMC0_CMD_PORT67_MARK, PORT67_FN4, MSEL4CR_15_0),
|
|
|
+ PINMUX_DATA(MMC0_D0_PORT68_MARK, PORT68_FN4, MSEL4CR_15_0),
|
|
|
+ PINMUX_DATA(MMC0_D1_PORT69_MARK, PORT69_FN4, MSEL4CR_15_0),
|
|
|
+ PINMUX_DATA(MMC0_D2_PORT70_MARK, PORT70_FN4, MSEL4CR_15_0),
|
|
|
+ PINMUX_DATA(MMC0_D3_PORT71_MARK, PORT71_FN4, MSEL4CR_15_0),
|
|
|
+ PINMUX_DATA(MMC0_D4_PORT72_MARK, PORT72_FN4, MSEL4CR_15_0),
|
|
|
+ PINMUX_DATA(MMC0_D5_PORT73_MARK, PORT73_FN4, MSEL4CR_15_0),
|
|
|
+
|
|
|
+ /* Port67 - Port73 Function6 */
|
|
|
+ PINMUX_DATA(SDHI1_CMD_MARK, PORT67_FN6),
|
|
|
+ PINMUX_DATA(SDHI1_D0_MARK, PORT68_FN6),
|
|
|
+ PINMUX_DATA(SDHI1_D1_MARK, PORT69_FN6),
|
|
|
+ PINMUX_DATA(SDHI1_D2_MARK, PORT70_FN6),
|
|
|
+ PINMUX_DATA(SDHI1_D3_MARK, PORT71_FN6),
|
|
|
+ PINMUX_DATA(SDHI1_CD_MARK, PORT72_FN6),
|
|
|
+ PINMUX_DATA(SDHI1_WP_MARK, PORT73_FN6),
|
|
|
+
|
|
|
+ /* Port67 - Port71 IRQ */
|
|
|
+ PINMUX_DATA(IRQ20_MARK, PORT67_FN0),
|
|
|
+ PINMUX_DATA(IRQ16_PORT68_MARK, PORT68_FN0, MSEL1CR_16_0),
|
|
|
+ PINMUX_DATA(IRQ17_MARK, PORT69_FN0),
|
|
|
+ PINMUX_DATA(IRQ18_MARK, PORT70_FN0),
|
|
|
+ PINMUX_DATA(IRQ19_MARK, PORT71_FN0),
|
|
|
+
|
|
|
+ /* Port74 */
|
|
|
+ PINMUX_DATA(MEMC_AD14_MARK, PORT74_FN1),
|
|
|
+ PINMUX_DATA(MSIOF1_TXD_PORT74_MARK, PORT74_FN2, MSEL4CR_10_1),
|
|
|
+ PINMUX_DATA(MMC0_D6_PORT74_MARK, PORT74_FN4, MSEL4CR_15_0),
|
|
|
+ PINMUX_DATA(STP1_IPD7_MARK, PORT74_FN6),
|
|
|
+ PINMUX_DATA(LCD1_D21_MARK, PORT74_FN7),
|
|
|
+
|
|
|
+ /* Port75 */
|
|
|
+ PINMUX_DATA(MEMC_AD15_MARK, PORT75_FN1),
|
|
|
+ PINMUX_DATA(MSIOF1_RXD_PORT75_MARK, PORT75_FN2, MSEL4CR_10_1),
|
|
|
+ PINMUX_DATA(MMC0_D7_PORT75_MARK, PORT75_FN4, MSEL4CR_15_0),
|
|
|
+ PINMUX_DATA(STP1_IPD6_MARK, PORT75_FN6),
|
|
|
+ PINMUX_DATA(LCD1_D20_MARK, PORT75_FN7),
|
|
|
+
|
|
|
+ /* Port76 - Port80 Function */
|
|
|
+ PINMUX_DATA(SDHI0_CMD_MARK, PORT76_FN1),
|
|
|
+ PINMUX_DATA(SDHI0_D0_MARK, PORT77_FN1),
|
|
|
+ PINMUX_DATA(SDHI0_D1_MARK, PORT78_FN1),
|