|
@@ -2592,3 +2592,28 @@ static struct pinmux_cfg_reg pinmux_config_regs[] = {
|
|
}
|
|
}
|
|
},
|
|
},
|
|
{ PINMUX_CFG_REG("MSEL4CR", 0xe6058024, 32, 1) {
|
|
{ PINMUX_CFG_REG("MSEL4CR", 0xe6058024, 32, 1) {
|
|
|
|
+ 0, 0,
|
|
|
|
+ 0, 0,
|
|
|
|
+ MSEL4CR_MSEL29_0, MSEL4CR_MSEL29_1,
|
|
|
|
+ 0, 0,
|
|
|
|
+ MSEL4CR_MSEL27_0, MSEL4CR_MSEL27_1,
|
|
|
|
+ MSEL4CR_MSEL26_0, MSEL4CR_MSEL26_1,
|
|
|
|
+ 0, 0,
|
|
|
|
+ 0, 0,
|
|
|
|
+ 0, 0,
|
|
|
|
+ MSEL4CR_MSEL22_0, MSEL4CR_MSEL22_1,
|
|
|
|
+ MSEL4CR_MSEL21_0, MSEL4CR_MSEL21_1,
|
|
|
|
+ MSEL4CR_MSEL20_0, MSEL4CR_MSEL20_1,
|
|
|
|
+ MSEL4CR_MSEL19_0, MSEL4CR_MSEL19_1,
|
|
|
|
+ 0, 0,
|
|
|
|
+ 0, 0,
|
|
|
|
+ 0, 0,
|
|
|
|
+ MSEL4CR_MSEL15_0, MSEL4CR_MSEL15_1,
|
|
|
|
+ 0, 0,
|
|
|
|
+ MSEL4CR_MSEL13_0, MSEL4CR_MSEL13_1,
|
|
|
|
+ MSEL4CR_MSEL12_0, MSEL4CR_MSEL12_1,
|
|
|
|
+ MSEL4CR_MSEL11_0, MSEL4CR_MSEL11_1,
|
|
|
|
+ MSEL4CR_MSEL10_0, MSEL4CR_MSEL10_1,
|
|
|
|
+ MSEL4CR_MSEL9_0, MSEL4CR_MSEL9_1,
|
|
|
|
+ MSEL4CR_MSEL8_0, MSEL4CR_MSEL8_1,
|
|
|
|
+ MSEL4CR_MSEL7_0, MSEL4CR_MSEL7_1,
|