|
@@ -834,3 +834,182 @@ static pinmux_enum_t pinmux_data[] = {
|
|
|
PINMUX_DATA(PORT27_IROUT_MARK, PORT27_FN7),
|
|
|
PINMUX_DATA(XDVFS2_MARK, PORT28_FN1), \
|
|
|
PINMUX_DATA(PORT28_I2C_SDA2_MARK, PORT28_FN2, MSEL2CR_MSEL17_0,
|
|
|
+ MSEL2CR_MSEL16_1), \
|
|
|
+ PINMUX_DATA(PORT28_I2C_SDA3_MARK, PORT28_FN3, MSEL2CR_MSEL19_0,
|
|
|
+ MSEL2CR_MSEL18_1), \
|
|
|
+ PINMUX_DATA(PORT28_TPU1TO1_MARK, PORT28_FN7),
|
|
|
+ PINMUX_DATA(SIM_RST_MARK, PORT29_FN1), \
|
|
|
+ PINMUX_DATA(PORT29_TPU1TO1_MARK, PORT29_FN4),
|
|
|
+ PINMUX_DATA(SIM_CLK_MARK, PORT30_FN1), \
|
|
|
+ PINMUX_DATA(PORT30_VIO_CKOR_MARK, PORT30_FN4),
|
|
|
+ PINMUX_DATA(SIM_D_MARK, PORT31_FN1), \
|
|
|
+ PINMUX_DATA(PORT31_IROUT_MARK, PORT31_FN4),
|
|
|
+ PINMUX_DATA(SCIFA4_TXD_MARK, PORT32_FN2),
|
|
|
+ PINMUX_DATA(SCIFA4_RXD_MARK, PORT33_FN2), \
|
|
|
+ PINMUX_DATA(XWUP_MARK, PORT33_FN3),
|
|
|
+ PINMUX_DATA(SCIFA4_RTS__MARK, PORT34_FN2),
|
|
|
+ PINMUX_DATA(SCIFA4_CTS__MARK, PORT35_FN2),
|
|
|
+ PINMUX_DATA(FSIBOBT_MARK, PORT36_FN1), \
|
|
|
+ PINMUX_DATA(FSIBIBT_MARK, PORT36_FN2),
|
|
|
+ PINMUX_DATA(FSIBOLR_MARK, PORT37_FN1), \
|
|
|
+ PINMUX_DATA(FSIBILR_MARK, PORT37_FN2),
|
|
|
+ PINMUX_DATA(FSIBOSLD_MARK, PORT38_FN1),
|
|
|
+ PINMUX_DATA(FSIBISLD_MARK, PORT39_FN1),
|
|
|
+ PINMUX_DATA(VACK_MARK, PORT40_FN1),
|
|
|
+ PINMUX_DATA(XTAL1L_MARK, PORT41_FN1),
|
|
|
+ PINMUX_DATA(SCIFA0_RTS__MARK, PORT42_FN2), \
|
|
|
+ PINMUX_DATA(FSICOSLDT2_MARK, PORT42_FN3),
|
|
|
+ PINMUX_DATA(SCIFA0_RXD_MARK, PORT43_FN2),
|
|
|
+ PINMUX_DATA(SCIFA0_CTS__MARK, PORT44_FN2), \
|
|
|
+ PINMUX_DATA(FSICOSLDT1_MARK, PORT44_FN3),
|
|
|
+ PINMUX_DATA(FSICOBT_MARK, PORT45_FN1), \
|
|
|
+ PINMUX_DATA(FSICIBT_MARK, PORT45_FN2), \
|
|
|
+ PINMUX_DATA(FSIDOBT_MARK, PORT45_FN3), \
|
|
|
+ PINMUX_DATA(FSIDIBT_MARK, PORT45_FN4),
|
|
|
+ PINMUX_DATA(FSICOLR_MARK, PORT46_FN1), \
|
|
|
+ PINMUX_DATA(FSICILR_MARK, PORT46_FN2), \
|
|
|
+ PINMUX_DATA(FSIDOLR_MARK, PORT46_FN3), \
|
|
|
+ PINMUX_DATA(FSIDILR_MARK, PORT46_FN4),
|
|
|
+ PINMUX_DATA(FSICOSLD_MARK, PORT47_FN1), \
|
|
|
+ PINMUX_DATA(PORT47_FSICSPDIF_MARK, PORT47_FN2),
|
|
|
+ PINMUX_DATA(FSICISLD_MARK, PORT48_FN1), \
|
|
|
+ PINMUX_DATA(FSIDISLD_MARK, PORT48_FN3),
|
|
|
+ PINMUX_DATA(FSIACK_MARK, PORT49_FN1), \
|
|
|
+ PINMUX_DATA(PORT49_IRDA_OUT_MARK, PORT49_FN2, MSEL4CR_MSEL19_1), \
|
|
|
+ PINMUX_DATA(PORT49_IROUT_MARK, PORT49_FN4), \
|
|
|
+ PINMUX_DATA(FSIAOMC_MARK, PORT49_FN5),
|
|
|
+ PINMUX_DATA(FSIAOLR_MARK, PORT50_FN1), \
|
|
|
+ PINMUX_DATA(BBIF2_TSYNC2_MARK, PORT50_FN2), \
|
|
|
+ PINMUX_DATA(TPU2TO2_MARK, PORT50_FN3), \
|
|
|
+ PINMUX_DATA(FSIAILR_MARK, PORT50_FN5),
|
|
|
+
|
|
|
+ PINMUX_DATA(FSIAOBT_MARK, PORT51_FN1), \
|
|
|
+ PINMUX_DATA(BBIF2_TSCK2_MARK, PORT51_FN2), \
|
|
|
+ PINMUX_DATA(TPU2TO3_MARK, PORT51_FN3), \
|
|
|
+ PINMUX_DATA(FSIAIBT_MARK, PORT51_FN5),
|
|
|
+ PINMUX_DATA(FSIAOSLD_MARK, PORT52_FN1), \
|
|
|
+ PINMUX_DATA(BBIF2_TXD2_MARK, PORT52_FN2),
|
|
|
+ PINMUX_DATA(FSIASPDIF_MARK, PORT53_FN1), \
|
|
|
+ PINMUX_DATA(PORT53_IRDA_IN_MARK, PORT53_FN2, MSEL4CR_MSEL19_1), \
|
|
|
+ PINMUX_DATA(TPU3TO3_MARK, PORT53_FN3), \
|
|
|
+ PINMUX_DATA(FSIBSPDIF_MARK, PORT53_FN5), \
|
|
|
+ PINMUX_DATA(PORT53_FSICSPDIF_MARK, PORT53_FN6),
|
|
|
+ PINMUX_DATA(FSIBCK_MARK, PORT54_FN1), \
|
|
|
+ PINMUX_DATA(PORT54_IRDA_FIRSEL_MARK, PORT54_FN2, MSEL4CR_MSEL19_1), \
|
|
|
+ PINMUX_DATA(TPU3TO2_MARK, PORT54_FN3), \
|
|
|
+ PINMUX_DATA(FSIBOMC_MARK, PORT54_FN5), \
|
|
|
+ PINMUX_DATA(FSICCK_MARK, PORT54_FN6), \
|
|
|
+ PINMUX_DATA(FSICOMC_MARK, PORT54_FN7),
|
|
|
+ PINMUX_DATA(FSIAISLD_MARK, PORT55_FN1), \
|
|
|
+ PINMUX_DATA(TPU0TO0_MARK, PORT55_FN3),
|
|
|
+ PINMUX_DATA(A0_MARK, PORT57_FN1), \
|
|
|
+ PINMUX_DATA(BS__MARK, PORT57_FN2),
|
|
|
+ PINMUX_DATA(A12_MARK, PORT58_FN1), \
|
|
|
+ PINMUX_DATA(PORT58_KEYOUT7_MARK, PORT58_FN2), \
|
|
|
+ PINMUX_DATA(TPU4TO2_MARK, PORT58_FN4),
|
|
|
+ PINMUX_DATA(A13_MARK, PORT59_FN1), \
|
|
|
+ PINMUX_DATA(PORT59_KEYOUT6_MARK, PORT59_FN2), \
|
|
|
+ PINMUX_DATA(TPU0TO1_MARK, PORT59_FN4),
|
|
|
+ PINMUX_DATA(A14_MARK, PORT60_FN1), \
|
|
|
+ PINMUX_DATA(KEYOUT5_MARK, PORT60_FN2),
|
|
|
+ PINMUX_DATA(A15_MARK, PORT61_FN1), \
|
|
|
+ PINMUX_DATA(KEYOUT4_MARK, PORT61_FN2),
|
|
|
+ PINMUX_DATA(A16_MARK, PORT62_FN1), \
|
|
|
+ PINMUX_DATA(KEYOUT3_MARK, PORT62_FN2), \
|
|
|
+ PINMUX_DATA(MSIOF0_SS1_MARK, PORT62_FN4, MSEL3CR_MSEL11_0),
|
|
|
+ PINMUX_DATA(A17_MARK, PORT63_FN1), \
|
|
|
+ PINMUX_DATA(KEYOUT2_MARK, PORT63_FN2), \
|
|
|
+ PINMUX_DATA(MSIOF0_TSYNC_MARK, PORT63_FN4, MSEL3CR_MSEL11_0),
|
|
|
+ PINMUX_DATA(A18_MARK, PORT64_FN1), \
|
|
|
+ PINMUX_DATA(KEYOUT1_MARK, PORT64_FN2), \
|
|
|
+ PINMUX_DATA(MSIOF0_TSCK_MARK, PORT64_FN4, MSEL3CR_MSEL11_0),
|
|
|
+ PINMUX_DATA(A19_MARK, PORT65_FN1), \
|
|
|
+ PINMUX_DATA(KEYOUT0_MARK, PORT65_FN2), \
|
|
|
+ PINMUX_DATA(MSIOF0_TXD_MARK, PORT65_FN4, MSEL3CR_MSEL11_0),
|
|
|
+ PINMUX_DATA(A20_MARK, PORT66_FN1), \
|
|
|
+ PINMUX_DATA(KEYIN0_MARK, PORT66_FN2), \
|
|
|
+ PINMUX_DATA(MSIOF0_RSCK_MARK, PORT66_FN4, MSEL3CR_MSEL11_0),
|
|
|
+ PINMUX_DATA(A21_MARK, PORT67_FN1), \
|
|
|
+ PINMUX_DATA(KEYIN1_MARK, PORT67_FN2), \
|
|
|
+ PINMUX_DATA(MSIOF0_RSYNC_MARK, PORT67_FN4, MSEL3CR_MSEL11_0),
|
|
|
+ PINMUX_DATA(A22_MARK, PORT68_FN1), \
|
|
|
+ PINMUX_DATA(KEYIN2_MARK, PORT68_FN2), \
|
|
|
+ PINMUX_DATA(MSIOF0_MCK0_MARK, PORT68_FN4, MSEL3CR_MSEL11_0),
|
|
|
+ PINMUX_DATA(A23_MARK, PORT69_FN1), \
|
|
|
+ PINMUX_DATA(KEYIN3_MARK, PORT69_FN2), \
|
|
|
+ PINMUX_DATA(MSIOF0_MCK1_MARK, PORT69_FN4, MSEL3CR_MSEL11_0),
|
|
|
+ PINMUX_DATA(A24_MARK, PORT70_FN1), \
|
|
|
+ PINMUX_DATA(KEYIN4_MARK, PORT70_FN2), \
|
|
|
+ PINMUX_DATA(MSIOF0_RXD_MARK, PORT70_FN4, MSEL3CR_MSEL11_0),
|
|
|
+ PINMUX_DATA(A25_MARK, PORT71_FN1), \
|
|
|
+ PINMUX_DATA(KEYIN5_MARK, PORT71_FN2), \
|
|
|
+ PINMUX_DATA(MSIOF0_SS2_MARK, PORT71_FN4, MSEL3CR_MSEL11_0),
|
|
|
+ PINMUX_DATA(A26_MARK, PORT72_FN1), \
|
|
|
+ PINMUX_DATA(KEYIN6_MARK, PORT72_FN2),
|
|
|
+ PINMUX_DATA(KEYIN7_MARK, PORT73_FN2),
|
|
|
+ PINMUX_DATA(D0_NAF0_MARK, PORT74_FN1),
|
|
|
+ PINMUX_DATA(D1_NAF1_MARK, PORT75_FN1),
|
|
|
+ PINMUX_DATA(D2_NAF2_MARK, PORT76_FN1),
|
|
|
+ PINMUX_DATA(D3_NAF3_MARK, PORT77_FN1),
|
|
|
+ PINMUX_DATA(D4_NAF4_MARK, PORT78_FN1),
|
|
|
+ PINMUX_DATA(D5_NAF5_MARK, PORT79_FN1),
|
|
|
+ PINMUX_DATA(D6_NAF6_MARK, PORT80_FN1),
|
|
|
+ PINMUX_DATA(D7_NAF7_MARK, PORT81_FN1),
|
|
|
+ PINMUX_DATA(D8_NAF8_MARK, PORT82_FN1),
|
|
|
+ PINMUX_DATA(D9_NAF9_MARK, PORT83_FN1),
|
|
|
+ PINMUX_DATA(D10_NAF10_MARK, PORT84_FN1),
|
|
|
+ PINMUX_DATA(D11_NAF11_MARK, PORT85_FN1),
|
|
|
+ PINMUX_DATA(D12_NAF12_MARK, PORT86_FN1),
|
|
|
+ PINMUX_DATA(D13_NAF13_MARK, PORT87_FN1),
|
|
|
+ PINMUX_DATA(D14_NAF14_MARK, PORT88_FN1),
|
|
|
+ PINMUX_DATA(D15_NAF15_MARK, PORT89_FN1),
|
|
|
+ PINMUX_DATA(CS4__MARK, PORT90_FN1),
|
|
|
+ PINMUX_DATA(CS5A__MARK, PORT91_FN1), \
|
|
|
+ PINMUX_DATA(PORT91_RDWR_MARK, PORT91_FN2),
|
|
|
+ PINMUX_DATA(CS5B__MARK, PORT92_FN1), \
|
|
|
+ PINMUX_DATA(FCE1__MARK, PORT92_FN2),
|
|
|
+ PINMUX_DATA(CS6B__MARK, PORT93_FN1), \
|
|
|
+ PINMUX_DATA(DACK0_MARK, PORT93_FN4),
|
|
|
+ PINMUX_DATA(FCE0__MARK, PORT94_FN1), \
|
|
|
+ PINMUX_DATA(CS6A__MARK, PORT94_FN2),
|
|
|
+ PINMUX_DATA(WAIT__MARK, PORT95_FN1), \
|
|
|
+ PINMUX_DATA(DREQ0_MARK, PORT95_FN2),
|
|
|
+ PINMUX_DATA(RD__FSC_MARK, PORT96_FN1),
|
|
|
+ PINMUX_DATA(WE0__FWE_MARK, PORT97_FN1), \
|
|
|
+ PINMUX_DATA(RDWR_FWE_MARK, PORT97_FN2),
|
|
|
+ PINMUX_DATA(WE1__MARK, PORT98_FN1),
|
|
|
+ PINMUX_DATA(FRB_MARK, PORT99_FN1),
|
|
|
+ PINMUX_DATA(CKO_MARK, PORT100_FN1),
|
|
|
+ PINMUX_DATA(NBRSTOUT__MARK, PORT101_FN1),
|
|
|
+ PINMUX_DATA(NBRST__MARK, PORT102_FN1),
|
|
|
+ PINMUX_DATA(BBIF2_TXD_MARK, PORT103_FN3),
|
|
|
+ PINMUX_DATA(BBIF2_RXD_MARK, PORT104_FN3),
|
|
|
+ PINMUX_DATA(BBIF2_SYNC_MARK, PORT105_FN3),
|
|
|
+ PINMUX_DATA(BBIF2_SCK_MARK, PORT106_FN3),
|
|
|
+ PINMUX_DATA(SCIFA3_CTS__MARK, PORT107_FN3), \
|
|
|
+ PINMUX_DATA(MFG3_IN2_MARK, PORT107_FN4),
|
|
|
+ PINMUX_DATA(SCIFA3_RXD_MARK, PORT108_FN3), \
|
|
|
+ PINMUX_DATA(MFG3_IN1_MARK, PORT108_FN4),
|
|
|
+ PINMUX_DATA(BBIF1_SS2_MARK, PORT109_FN2), \
|
|
|
+ PINMUX_DATA(SCIFA3_RTS__MARK, PORT109_FN3), \
|
|
|
+ PINMUX_DATA(MFG3_OUT1_MARK, PORT109_FN4),
|
|
|
+ PINMUX_DATA(SCIFA3_TXD_MARK, PORT110_FN3),
|
|
|
+ PINMUX_DATA(HSI_RX_DATA_MARK, PORT111_FN1), \
|
|
|
+ PINMUX_DATA(BBIF1_RXD_MARK, PORT111_FN3),
|
|
|
+ PINMUX_DATA(HSI_TX_WAKE_MARK, PORT112_FN1), \
|
|
|
+ PINMUX_DATA(BBIF1_TSCK_MARK, PORT112_FN3),
|
|
|
+ PINMUX_DATA(HSI_TX_DATA_MARK, PORT113_FN1), \
|
|
|
+ PINMUX_DATA(BBIF1_TSYNC_MARK, PORT113_FN3),
|
|
|
+ PINMUX_DATA(HSI_TX_READY_MARK, PORT114_FN1), \
|
|
|
+ PINMUX_DATA(BBIF1_TXD_MARK, PORT114_FN3),
|
|
|
+ PINMUX_DATA(HSI_RX_READY_MARK, PORT115_FN1), \
|
|
|
+ PINMUX_DATA(BBIF1_RSCK_MARK, PORT115_FN3), \
|
|
|
+ PINMUX_DATA(PORT115_I2C_SCL2_MARK, PORT115_FN5, MSEL2CR_MSEL17_1), \
|
|
|
+ PINMUX_DATA(PORT115_I2C_SCL3_MARK, PORT115_FN6, MSEL2CR_MSEL19_1),
|
|
|
+ PINMUX_DATA(HSI_RX_WAKE_MARK, PORT116_FN1), \
|
|
|
+ PINMUX_DATA(BBIF1_RSYNC_MARK, PORT116_FN3), \
|
|
|
+ PINMUX_DATA(PORT116_I2C_SDA2_MARK, PORT116_FN5, MSEL2CR_MSEL17_1), \
|
|
|
+ PINMUX_DATA(PORT116_I2C_SDA3_MARK, PORT116_FN6, MSEL2CR_MSEL19_1),
|
|
|
+ PINMUX_DATA(HSI_RX_FLAG_MARK, PORT117_FN1), \
|
|
|
+ PINMUX_DATA(BBIF1_SS1_MARK, PORT117_FN2), \
|
|
|
+ PINMUX_DATA(BBIF1_FLOW_MARK, PORT117_FN3),
|