|
@@ -228,3 +228,73 @@
|
|
|
#define IRQ_PG14 BFIN_PG_IRQ(14)
|
|
#define IRQ_PG14 BFIN_PG_IRQ(14)
|
|
|
#define IRQ_PG15 BFIN_PG_IRQ(15)
|
|
#define IRQ_PG15 BFIN_PG_IRQ(15)
|
|
|
|
|
|
|
|
|
|
+#define BFIN_PH_IRQ(x) ((x) + IRQ_PG15 + 1)
|
|
|
|
|
+#define IRQ_PH0 BFIN_PH_IRQ(0)
|
|
|
|
|
+#define IRQ_PH1 BFIN_PH_IRQ(1)
|
|
|
|
|
+#define IRQ_PH2 BFIN_PH_IRQ(2)
|
|
|
|
|
+#define IRQ_PH3 BFIN_PH_IRQ(3)
|
|
|
|
|
+#define IRQ_PH4 BFIN_PH_IRQ(4)
|
|
|
|
|
+#define IRQ_PH5 BFIN_PH_IRQ(5)
|
|
|
|
|
+#define IRQ_PH6 BFIN_PH_IRQ(6)
|
|
|
|
|
+#define IRQ_PH7 BFIN_PH_IRQ(7)
|
|
|
|
|
+#define IRQ_PH8 BFIN_PH_IRQ(8)
|
|
|
|
|
+#define IRQ_PH9 BFIN_PH_IRQ(9)
|
|
|
|
|
+#define IRQ_PH10 BFIN_PH_IRQ(10)
|
|
|
|
|
+#define IRQ_PH11 BFIN_PH_IRQ(11)
|
|
|
|
|
+#define IRQ_PH12 BFIN_PH_IRQ(12)
|
|
|
|
|
+#define IRQ_PH13 BFIN_PH_IRQ(13)
|
|
|
|
|
+#define IRQ_PH14 BFIN_PH_IRQ(14) /* N/A */
|
|
|
|
|
+#define IRQ_PH15 BFIN_PH_IRQ(15) /* N/A */
|
|
|
|
|
+
|
|
|
|
|
+#define BFIN_PI_IRQ(x) ((x) + IRQ_PH15 + 1)
|
|
|
|
|
+#define IRQ_PI0 BFIN_PI_IRQ(0)
|
|
|
|
|
+#define IRQ_PI1 BFIN_PI_IRQ(1)
|
|
|
|
|
+#define IRQ_PI2 BFIN_PI_IRQ(2)
|
|
|
|
|
+#define IRQ_PI3 BFIN_PI_IRQ(3)
|
|
|
|
|
+#define IRQ_PI4 BFIN_PI_IRQ(4)
|
|
|
|
|
+#define IRQ_PI5 BFIN_PI_IRQ(5)
|
|
|
|
|
+#define IRQ_PI6 BFIN_PI_IRQ(6)
|
|
|
|
|
+#define IRQ_PI7 BFIN_PI_IRQ(7)
|
|
|
|
|
+#define IRQ_PI8 BFIN_PI_IRQ(8)
|
|
|
|
|
+#define IRQ_PI9 BFIN_PI_IRQ(9)
|
|
|
|
|
+#define IRQ_PI10 BFIN_PI_IRQ(10)
|
|
|
|
|
+#define IRQ_PI11 BFIN_PI_IRQ(11)
|
|
|
|
|
+#define IRQ_PI12 BFIN_PI_IRQ(12)
|
|
|
|
|
+#define IRQ_PI13 BFIN_PI_IRQ(13)
|
|
|
|
|
+#define IRQ_PI14 BFIN_PI_IRQ(14)
|
|
|
|
|
+#define IRQ_PI15 BFIN_PI_IRQ(15)
|
|
|
|
|
+
|
|
|
|
|
+#define BFIN_PJ_IRQ(x) ((x) + IRQ_PI15 + 1)
|
|
|
|
|
+#define IRQ_PJ0 BFIN_PJ_IRQ(0)
|
|
|
|
|
+#define IRQ_PJ1 BFIN_PJ_IRQ(1)
|
|
|
|
|
+#define IRQ_PJ2 BFIN_PJ_IRQ(2)
|
|
|
|
|
+#define IRQ_PJ3 BFIN_PJ_IRQ(3)
|
|
|
|
|
+#define IRQ_PJ4 BFIN_PJ_IRQ(4)
|
|
|
|
|
+#define IRQ_PJ5 BFIN_PJ_IRQ(5)
|
|
|
|
|
+#define IRQ_PJ6 BFIN_PJ_IRQ(6)
|
|
|
|
|
+#define IRQ_PJ7 BFIN_PJ_IRQ(7)
|
|
|
|
|
+#define IRQ_PJ8 BFIN_PJ_IRQ(8)
|
|
|
|
|
+#define IRQ_PJ9 BFIN_PJ_IRQ(9)
|
|
|
|
|
+#define IRQ_PJ10 BFIN_PJ_IRQ(10)
|
|
|
|
|
+#define IRQ_PJ11 BFIN_PJ_IRQ(11)
|
|
|
|
|
+#define IRQ_PJ12 BFIN_PJ_IRQ(12)
|
|
|
|
|
+#define IRQ_PJ13 BFIN_PJ_IRQ(13)
|
|
|
|
|
+#define IRQ_PJ14 BFIN_PJ_IRQ(14) /* N/A */
|
|
|
|
|
+#define IRQ_PJ15 BFIN_PJ_IRQ(15) /* N/A */
|
|
|
|
|
+
|
|
|
|
|
+#define GPIO_IRQ_BASE IRQ_PA0
|
|
|
|
|
+
|
|
|
|
|
+#define NR_MACH_IRQS (IRQ_PJ15 + 1)
|
|
|
|
|
+
|
|
|
|
|
+/* For compatibility reasons with existing code */
|
|
|
|
|
+
|
|
|
|
|
+#define IRQ_DMAC0_ERR IRQ_DMAC0_ERROR
|
|
|
|
|
+#define IRQ_EPPI0_ERR IRQ_EPPI0_ERROR
|
|
|
|
|
+#define IRQ_SPORT0_ERR IRQ_SPORT0_ERROR
|
|
|
|
|
+#define IRQ_SPORT1_ERR IRQ_SPORT1_ERROR
|
|
|
|
|
+#define IRQ_SPI0_ERR IRQ_SPI0_ERROR
|
|
|
|
|
+#define IRQ_UART0_ERR IRQ_UART0_ERROR
|
|
|
|
|
+#define IRQ_DMAC1_ERR IRQ_DMAC1_ERROR
|
|
|
|
|
+#define IRQ_SPORT2_ERR IRQ_SPORT2_ERROR
|
|
|
|
|
+#define IRQ_SPORT3_ERR IRQ_SPORT3_ERROR
|
|
|
|
|
+#define IRQ_SPI1_ERR IRQ_SPI1_ERROR
|
