|
@@ -0,0 +1,67 @@
|
|
|
+/*
|
|
|
+ * Copyright 2007-2010 Analog Devices Inc.
|
|
|
+ *
|
|
|
+ * Licensed under the GPL-2 or later.
|
|
|
+ */
|
|
|
+
|
|
|
+#ifndef _CDEF_BF544_H
|
|
|
+#define _CDEF_BF544_H
|
|
|
+
|
|
|
+/* include cdefBF54x_base.h for the set of #defines that are common to all ADSP-BF54x bfin_read_()rocessors */
|
|
|
+#include "cdefBF54x_base.h"
|
|
|
+
|
|
|
+/* The following are the #defines needed by ADSP-BF544 that are not in the common header */
|
|
|
+
|
|
|
+/* Timer Registers */
|
|
|
+
|
|
|
+#define bfin_read_TIMER8_CONFIG() bfin_read16(TIMER8_CONFIG)
|
|
|
+#define bfin_write_TIMER8_CONFIG(val) bfin_write16(TIMER8_CONFIG, val)
|
|
|
+#define bfin_read_TIMER8_COUNTER() bfin_read32(TIMER8_COUNTER)
|
|
|
+#define bfin_write_TIMER8_COUNTER(val) bfin_write32(TIMER8_COUNTER, val)
|
|
|
+#define bfin_read_TIMER8_PERIOD() bfin_read32(TIMER8_PERIOD)
|
|
|
+#define bfin_write_TIMER8_PERIOD(val) bfin_write32(TIMER8_PERIOD, val)
|
|
|
+#define bfin_read_TIMER8_WIDTH() bfin_read32(TIMER8_WIDTH)
|
|
|
+#define bfin_write_TIMER8_WIDTH(val) bfin_write32(TIMER8_WIDTH, val)
|
|
|
+#define bfin_read_TIMER9_CONFIG() bfin_read16(TIMER9_CONFIG)
|
|
|
+#define bfin_write_TIMER9_CONFIG(val) bfin_write16(TIMER9_CONFIG, val)
|
|
|
+#define bfin_read_TIMER9_COUNTER() bfin_read32(TIMER9_COUNTER)
|
|
|
+#define bfin_write_TIMER9_COUNTER(val) bfin_write32(TIMER9_COUNTER, val)
|
|
|
+#define bfin_read_TIMER9_PERIOD() bfin_read32(TIMER9_PERIOD)
|
|
|
+#define bfin_write_TIMER9_PERIOD(val) bfin_write32(TIMER9_PERIOD, val)
|
|
|
+#define bfin_read_TIMER9_WIDTH() bfin_read32(TIMER9_WIDTH)
|
|
|
+#define bfin_write_TIMER9_WIDTH(val) bfin_write32(TIMER9_WIDTH, val)
|
|
|
+#define bfin_read_TIMER10_CONFIG() bfin_read16(TIMER10_CONFIG)
|
|
|
+#define bfin_write_TIMER10_CONFIG(val) bfin_write16(TIMER10_CONFIG, val)
|
|
|
+#define bfin_read_TIMER10_COUNTER() bfin_read32(TIMER10_COUNTER)
|
|
|
+#define bfin_write_TIMER10_COUNTER(val) bfin_write32(TIMER10_COUNTER, val)
|
|
|
+#define bfin_read_TIMER10_PERIOD() bfin_read32(TIMER10_PERIOD)
|
|
|
+#define bfin_write_TIMER10_PERIOD(val) bfin_write32(TIMER10_PERIOD, val)
|
|
|
+#define bfin_read_TIMER10_WIDTH() bfin_read32(TIMER10_WIDTH)
|
|
|
+#define bfin_write_TIMER10_WIDTH(val) bfin_write32(TIMER10_WIDTH, val)
|
|
|
+
|
|
|
+/* Timer Groubfin_read_() of 3 */
|
|
|
+
|
|
|
+#define bfin_read_TIMER_ENABLE1() bfin_read16(TIMER_ENABLE1)
|
|
|
+#define bfin_write_TIMER_ENABLE1(val) bfin_write16(TIMER_ENABLE1, val)
|
|
|
+#define bfin_read_TIMER_DISABLE1() bfin_read16(TIMER_DISABLE1)
|
|
|
+#define bfin_write_TIMER_DISABLE1(val) bfin_write16(TIMER_DISABLE1, val)
|
|
|
+#define bfin_read_TIMER_STATUS1() bfin_read32(TIMER_STATUS1)
|
|
|
+#define bfin_write_TIMER_STATUS1(val) bfin_write32(TIMER_STATUS1, val)
|
|
|
+
|
|
|
+/* EPPI0 Registers */
|
|
|
+
|
|
|
+#define bfin_read_EPPI0_STATUS() bfin_read16(EPPI0_STATUS)
|
|
|
+#define bfin_write_EPPI0_STATUS(val) bfin_write16(EPPI0_STATUS, val)
|
|
|
+#define bfin_read_EPPI0_HCOUNT() bfin_read16(EPPI0_HCOUNT)
|
|
|
+#define bfin_write_EPPI0_HCOUNT(val) bfin_write16(EPPI0_HCOUNT, val)
|
|
|
+#define bfin_read_EPPI0_HDELAY() bfin_read16(EPPI0_HDELAY)
|
|
|
+#define bfin_write_EPPI0_HDELAY(val) bfin_write16(EPPI0_HDELAY, val)
|
|
|
+#define bfin_read_EPPI0_VCOUNT() bfin_read16(EPPI0_VCOUNT)
|
|
|
+#define bfin_write_EPPI0_VCOUNT(val) bfin_write16(EPPI0_VCOUNT, val)
|
|
|
+#define bfin_read_EPPI0_VDELAY() bfin_read16(EPPI0_VDELAY)
|
|
|
+#define bfin_write_EPPI0_VDELAY(val) bfin_write16(EPPI0_VDELAY, val)
|
|
|
+#define bfin_read_EPPI0_FRAME() bfin_read16(EPPI0_FRAME)
|
|
|
+#define bfin_write_EPPI0_FRAME(val) bfin_write16(EPPI0_FRAME, val)
|
|
|
+#define bfin_read_EPPI0_LINE() bfin_read16(EPPI0_LINE)
|
|
|
+#define bfin_write_EPPI0_LINE(val) bfin_write16(EPPI0_LINE, val)
|
|
|
+#define bfin_read_EPPI0_CLKDIV() bfin_read16(EPPI0_CLKDIV)
|