|
|
@@ -137,3 +137,86 @@
|
|
|
#define EXYNOS5_PA_SYSMMU_MFC_R 0x11210000
|
|
|
#define EXYNOS5_PA_SYSMMU_ROTATOR 0x11D40000
|
|
|
#define EXYNOS5_PA_SYSMMU_MDMA2 0x11D50000
|
|
|
+#define EXYNOS5_PA_SYSMMU_JPEG 0x11F20000
|
|
|
+#define EXYNOS5_PA_SYSMMU_IOP 0x12360000
|
|
|
+#define EXYNOS5_PA_SYSMMU_RTIC 0x12370000
|
|
|
+#define EXYNOS5_PA_SYSMMU_ISP 0x13260000
|
|
|
+#define EXYNOS5_PA_SYSMMU_DRC 0x12370000
|
|
|
+#define EXYNOS5_PA_SYSMMU_SCALERC 0x13280000
|
|
|
+#define EXYNOS5_PA_SYSMMU_SCALERP 0x13290000
|
|
|
+#define EXYNOS5_PA_SYSMMU_FD 0x132A0000
|
|
|
+#define EXYNOS5_PA_SYSMMU_ISPCPU 0x132B0000
|
|
|
+#define EXYNOS5_PA_SYSMMU_ODC 0x132C0000
|
|
|
+#define EXYNOS5_PA_SYSMMU_DIS0 0x132D0000
|
|
|
+#define EXYNOS5_PA_SYSMMU_DIS1 0x132E0000
|
|
|
+#define EXYNOS5_PA_SYSMMU_3DNR 0x132F0000
|
|
|
+#define EXYNOS5_PA_SYSMMU_LITE0 0x13C40000
|
|
|
+#define EXYNOS5_PA_SYSMMU_LITE1 0x13C50000
|
|
|
+#define EXYNOS5_PA_SYSMMU_GSC0 0x13E80000
|
|
|
+#define EXYNOS5_PA_SYSMMU_GSC1 0x13E90000
|
|
|
+#define EXYNOS5_PA_SYSMMU_GSC2 0x13EA0000
|
|
|
+#define EXYNOS5_PA_SYSMMU_GSC3 0x13EB0000
|
|
|
+#define EXYNOS5_PA_SYSMMU_FIMD1 0x14640000
|
|
|
+#define EXYNOS5_PA_SYSMMU_TV 0x14650000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_SPI0 0x13920000
|
|
|
+#define EXYNOS4_PA_SPI1 0x13930000
|
|
|
+#define EXYNOS4_PA_SPI2 0x13940000
|
|
|
+#define EXYNOS5_PA_SPI0 0x12D20000
|
|
|
+#define EXYNOS5_PA_SPI1 0x12D30000
|
|
|
+#define EXYNOS5_PA_SPI2 0x12D40000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_GPIO1 0x11400000
|
|
|
+#define EXYNOS4_PA_GPIO2 0x11000000
|
|
|
+#define EXYNOS4_PA_GPIO3 0x03860000
|
|
|
+#define EXYNOS5_PA_GPIO1 0x11400000
|
|
|
+#define EXYNOS5_PA_GPIO2 0x13400000
|
|
|
+#define EXYNOS5_PA_GPIO3 0x10D10000
|
|
|
+#define EXYNOS5_PA_GPIO4 0x03860000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_MIPI_CSIS0 0x11880000
|
|
|
+#define EXYNOS4_PA_MIPI_CSIS1 0x11890000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_FIMD0 0x11C00000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_HSMMC(x) (0x12510000 + ((x) * 0x10000))
|
|
|
+#define EXYNOS4_PA_DWMCI 0x12550000
|
|
|
+#define EXYNOS5_PA_DWMCI0 0x12200000
|
|
|
+#define EXYNOS5_PA_DWMCI1 0x12210000
|
|
|
+#define EXYNOS5_PA_DWMCI2 0x12220000
|
|
|
+#define EXYNOS5_PA_DWMCI3 0x12230000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_HSOTG 0x12480000
|
|
|
+#define EXYNOS4_PA_USB_HSPHY 0x125B0000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_SATA 0x12560000
|
|
|
+#define EXYNOS4_PA_SATAPHY 0x125D0000
|
|
|
+#define EXYNOS4_PA_SATAPHY_CTRL 0x126B0000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_SROMC 0x12570000
|
|
|
+#define EXYNOS5_PA_SROMC 0x12250000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_EHCI 0x12580000
|
|
|
+#define EXYNOS4_PA_OHCI 0x12590000
|
|
|
+#define EXYNOS4_PA_HSPHY 0x125B0000
|
|
|
+#define EXYNOS4_PA_MFC 0x13400000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_UART 0x13800000
|
|
|
+#define EXYNOS5_PA_UART 0x12C00000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_VP 0x12C00000
|
|
|
+#define EXYNOS4_PA_MIXER 0x12C10000
|
|
|
+#define EXYNOS4_PA_SDO 0x12C20000
|
|
|
+#define EXYNOS4_PA_HDMI 0x12D00000
|
|
|
+#define EXYNOS4_PA_IIC_HDMIPHY 0x138E0000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_IIC(x) (0x13860000 + ((x) * 0x10000))
|
|
|
+#define EXYNOS5_PA_IIC(x) (0x12C60000 + ((x) * 0x10000))
|
|
|
+
|
|
|
+#define EXYNOS4_PA_ADC 0x13910000
|
|
|
+#define EXYNOS4_PA_ADC1 0x13911000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_AC97 0x139A0000
|
|
|
+
|
|
|
+#define EXYNOS4_PA_SPDIF 0x139B0000
|
|
|
+
|
