|
@@ -81,3 +81,99 @@
|
|
|
/* Registers shifts and masks */
|
|
|
|
|
|
/* IP_REVISION */
|
|
|
+#define OMAP4_IP_REV_SCHEME_SHIFT 30
|
|
|
+#define OMAP4_IP_REV_SCHEME_MASK (0x3 << 30)
|
|
|
+#define OMAP4_IP_REV_FUNC_SHIFT 16
|
|
|
+#define OMAP4_IP_REV_FUNC_MASK (0xfff << 16)
|
|
|
+#define OMAP4_IP_REV_RTL_SHIFT 11
|
|
|
+#define OMAP4_IP_REV_RTL_MASK (0x1f << 11)
|
|
|
+#define OMAP4_IP_REV_MAJOR_SHIFT 8
|
|
|
+#define OMAP4_IP_REV_MAJOR_MASK (0x7 << 8)
|
|
|
+#define OMAP4_IP_REV_CUSTOM_SHIFT 6
|
|
|
+#define OMAP4_IP_REV_CUSTOM_MASK (0x3 << 6)
|
|
|
+#define OMAP4_IP_REV_MINOR_SHIFT 0
|
|
|
+#define OMAP4_IP_REV_MINOR_MASK (0x3f << 0)
|
|
|
+
|
|
|
+/* IP_HWINFO */
|
|
|
+#define OMAP4_IP_HWINFO_SHIFT 0
|
|
|
+#define OMAP4_IP_HWINFO_MASK (0xffffffff << 0)
|
|
|
+
|
|
|
+/* IP_SYSCONFIG */
|
|
|
+#define OMAP4_IP_SYSCONFIG_IDLEMODE_SHIFT 2
|
|
|
+#define OMAP4_IP_SYSCONFIG_IDLEMODE_MASK (0x3 << 2)
|
|
|
+
|
|
|
+/* PADCONF_WAKEUPEVENT_0 */
|
|
|
+#define OMAP4_GPMC_CLK_DUPLICATEWAKEUPEVENT_SHIFT 31
|
|
|
+#define OMAP4_GPMC_CLK_DUPLICATEWAKEUPEVENT_MASK (1 << 31)
|
|
|
+#define OMAP4_GPMC_NWP_DUPLICATEWAKEUPEVENT_SHIFT 30
|
|
|
+#define OMAP4_GPMC_NWP_DUPLICATEWAKEUPEVENT_MASK (1 << 30)
|
|
|
+#define OMAP4_GPMC_NCS3_DUPLICATEWAKEUPEVENT_SHIFT 29
|
|
|
+#define OMAP4_GPMC_NCS3_DUPLICATEWAKEUPEVENT_MASK (1 << 29)
|
|
|
+#define OMAP4_GPMC_NCS2_DUPLICATEWAKEUPEVENT_SHIFT 28
|
|
|
+#define OMAP4_GPMC_NCS2_DUPLICATEWAKEUPEVENT_MASK (1 << 28)
|
|
|
+#define OMAP4_GPMC_NCS1_DUPLICATEWAKEUPEVENT_SHIFT 27
|
|
|
+#define OMAP4_GPMC_NCS1_DUPLICATEWAKEUPEVENT_MASK (1 << 27)
|
|
|
+#define OMAP4_GPMC_NCS0_DUPLICATEWAKEUPEVENT_SHIFT 26
|
|
|
+#define OMAP4_GPMC_NCS0_DUPLICATEWAKEUPEVENT_MASK (1 << 26)
|
|
|
+#define OMAP4_GPMC_A25_DUPLICATEWAKEUPEVENT_SHIFT 25
|
|
|
+#define OMAP4_GPMC_A25_DUPLICATEWAKEUPEVENT_MASK (1 << 25)
|
|
|
+#define OMAP4_GPMC_A24_DUPLICATEWAKEUPEVENT_SHIFT 24
|
|
|
+#define OMAP4_GPMC_A24_DUPLICATEWAKEUPEVENT_MASK (1 << 24)
|
|
|
+#define OMAP4_GPMC_A23_DUPLICATEWAKEUPEVENT_SHIFT 23
|
|
|
+#define OMAP4_GPMC_A23_DUPLICATEWAKEUPEVENT_MASK (1 << 23)
|
|
|
+#define OMAP4_GPMC_A22_DUPLICATEWAKEUPEVENT_SHIFT 22
|
|
|
+#define OMAP4_GPMC_A22_DUPLICATEWAKEUPEVENT_MASK (1 << 22)
|
|
|
+#define OMAP4_GPMC_A21_DUPLICATEWAKEUPEVENT_SHIFT 21
|
|
|
+#define OMAP4_GPMC_A21_DUPLICATEWAKEUPEVENT_MASK (1 << 21)
|
|
|
+#define OMAP4_GPMC_A20_DUPLICATEWAKEUPEVENT_SHIFT 20
|
|
|
+#define OMAP4_GPMC_A20_DUPLICATEWAKEUPEVENT_MASK (1 << 20)
|
|
|
+#define OMAP4_GPMC_A19_DUPLICATEWAKEUPEVENT_SHIFT 19
|
|
|
+#define OMAP4_GPMC_A19_DUPLICATEWAKEUPEVENT_MASK (1 << 19)
|
|
|
+#define OMAP4_GPMC_A18_DUPLICATEWAKEUPEVENT_SHIFT 18
|
|
|
+#define OMAP4_GPMC_A18_DUPLICATEWAKEUPEVENT_MASK (1 << 18)
|
|
|
+#define OMAP4_GPMC_A17_DUPLICATEWAKEUPEVENT_SHIFT 17
|
|
|
+#define OMAP4_GPMC_A17_DUPLICATEWAKEUPEVENT_MASK (1 << 17)
|
|
|
+#define OMAP4_GPMC_A16_DUPLICATEWAKEUPEVENT_SHIFT 16
|
|
|
+#define OMAP4_GPMC_A16_DUPLICATEWAKEUPEVENT_MASK (1 << 16)
|
|
|
+#define OMAP4_GPMC_AD15_DUPLICATEWAKEUPEVENT_SHIFT 15
|
|
|
+#define OMAP4_GPMC_AD15_DUPLICATEWAKEUPEVENT_MASK (1 << 15)
|
|
|
+#define OMAP4_GPMC_AD14_DUPLICATEWAKEUPEVENT_SHIFT 14
|
|
|
+#define OMAP4_GPMC_AD14_DUPLICATEWAKEUPEVENT_MASK (1 << 14)
|
|
|
+#define OMAP4_GPMC_AD13_DUPLICATEWAKEUPEVENT_SHIFT 13
|
|
|
+#define OMAP4_GPMC_AD13_DUPLICATEWAKEUPEVENT_MASK (1 << 13)
|
|
|
+#define OMAP4_GPMC_AD12_DUPLICATEWAKEUPEVENT_SHIFT 12
|
|
|
+#define OMAP4_GPMC_AD12_DUPLICATEWAKEUPEVENT_MASK (1 << 12)
|
|
|
+#define OMAP4_GPMC_AD11_DUPLICATEWAKEUPEVENT_SHIFT 11
|
|
|
+#define OMAP4_GPMC_AD11_DUPLICATEWAKEUPEVENT_MASK (1 << 11)
|
|
|
+#define OMAP4_GPMC_AD10_DUPLICATEWAKEUPEVENT_SHIFT 10
|
|
|
+#define OMAP4_GPMC_AD10_DUPLICATEWAKEUPEVENT_MASK (1 << 10)
|
|
|
+#define OMAP4_GPMC_AD9_DUPLICATEWAKEUPEVENT_SHIFT 9
|
|
|
+#define OMAP4_GPMC_AD9_DUPLICATEWAKEUPEVENT_MASK (1 << 9)
|
|
|
+#define OMAP4_GPMC_AD8_DUPLICATEWAKEUPEVENT_SHIFT 8
|
|
|
+#define OMAP4_GPMC_AD8_DUPLICATEWAKEUPEVENT_MASK (1 << 8)
|
|
|
+#define OMAP4_GPMC_AD7_DUPLICATEWAKEUPEVENT_SHIFT 7
|
|
|
+#define OMAP4_GPMC_AD7_DUPLICATEWAKEUPEVENT_MASK (1 << 7)
|
|
|
+#define OMAP4_GPMC_AD6_DUPLICATEWAKEUPEVENT_SHIFT 6
|
|
|
+#define OMAP4_GPMC_AD6_DUPLICATEWAKEUPEVENT_MASK (1 << 6)
|
|
|
+#define OMAP4_GPMC_AD5_DUPLICATEWAKEUPEVENT_SHIFT 5
|
|
|
+#define OMAP4_GPMC_AD5_DUPLICATEWAKEUPEVENT_MASK (1 << 5)
|
|
|
+#define OMAP4_GPMC_AD4_DUPLICATEWAKEUPEVENT_SHIFT 4
|
|
|
+#define OMAP4_GPMC_AD4_DUPLICATEWAKEUPEVENT_MASK (1 << 4)
|
|
|
+#define OMAP4_GPMC_AD3_DUPLICATEWAKEUPEVENT_SHIFT 3
|
|
|
+#define OMAP4_GPMC_AD3_DUPLICATEWAKEUPEVENT_MASK (1 << 3)
|
|
|
+#define OMAP4_GPMC_AD2_DUPLICATEWAKEUPEVENT_SHIFT 2
|
|
|
+#define OMAP4_GPMC_AD2_DUPLICATEWAKEUPEVENT_MASK (1 << 2)
|
|
|
+#define OMAP4_GPMC_AD1_DUPLICATEWAKEUPEVENT_SHIFT 1
|
|
|
+#define OMAP4_GPMC_AD1_DUPLICATEWAKEUPEVENT_MASK (1 << 1)
|
|
|
+#define OMAP4_GPMC_AD0_DUPLICATEWAKEUPEVENT_SHIFT 0
|
|
|
+#define OMAP4_GPMC_AD0_DUPLICATEWAKEUPEVENT_MASK (1 << 0)
|
|
|
+
|
|
|
+/* PADCONF_WAKEUPEVENT_1 */
|
|
|
+#define OMAP4_CAM_STROBE_DUPLICATEWAKEUPEVENT_SHIFT 31
|
|
|
+#define OMAP4_CAM_STROBE_DUPLICATEWAKEUPEVENT_MASK (1 << 31)
|
|
|
+#define OMAP4_CAM_SHUTTER_DUPLICATEWAKEUPEVENT_SHIFT 30
|
|
|
+#define OMAP4_CAM_SHUTTER_DUPLICATEWAKEUPEVENT_MASK (1 << 30)
|
|
|
+#define OMAP4_CSI22_DY1_DUPLICATEWAKEUPEVENT_SHIFT 29
|
|
|
+#define OMAP4_CSI22_DY1_DUPLICATEWAKEUPEVENT_MASK (1 << 29)
|
|
|
+#define OMAP4_CSI22_DX1_DUPLICATEWAKEUPEVENT_SHIFT 28
|
|
|
+#define OMAP4_CSI22_DX1_DUPLICATEWAKEUPEVENT_MASK (1 << 28)
|