|
@@ -182,3 +182,95 @@
|
|
* of the alternate video page for page-flipping animation. Since there
|
|
* of the alternate video page for page-flipping animation. Since there
|
|
* is no ROM call to flip pages, it is necessary to go play with the
|
|
* is no ROM call to flip pages, it is necessary to go play with the
|
|
* right bit in the VIA chip (6522 Versatile Interface Adapter).
|
|
* right bit in the VIA chip (6522 Versatile Interface Adapter).
|
|
|
|
+ * [CSA: don't know which one this is, but it's one of 'em!]
|
|
|
|
+ */
|
|
|
|
+
|
|
|
|
+/*
|
|
|
|
+ * 6522 registers - see databook.
|
|
|
|
+ * CSA: Assignments for VIA1 confirmed from CHRP spec.
|
|
|
|
+ */
|
|
|
|
+
|
|
|
|
+/* partial address decode. 0xYYXX : XX part for RBV, YY part for VIA */
|
|
|
|
+/* Note: 15 VIA regs, 8 RBV regs */
|
|
|
|
+
|
|
|
|
+#define vBufB 0x0000 /* [VIA/RBV] Register B */
|
|
|
|
+#define vBufAH 0x0200 /* [VIA only] Buffer A, with handshake. DON'T USE! */
|
|
|
|
+#define vDirB 0x0400 /* [VIA only] Data Direction Register B. */
|
|
|
|
+#define vDirA 0x0600 /* [VIA only] Data Direction Register A. */
|
|
|
|
+#define vT1CL 0x0800 /* [VIA only] Timer one counter low. */
|
|
|
|
+#define vT1CH 0x0a00 /* [VIA only] Timer one counter high. */
|
|
|
|
+#define vT1LL 0x0c00 /* [VIA only] Timer one latches low. */
|
|
|
|
+#define vT1LH 0x0e00 /* [VIA only] Timer one latches high. */
|
|
|
|
+#define vT2CL 0x1000 /* [VIA only] Timer two counter low. */
|
|
|
|
+#define vT2CH 0x1200 /* [VIA only] Timer two counter high. */
|
|
|
|
+#define vSR 0x1400 /* [VIA only] Shift register. */
|
|
|
|
+#define vACR 0x1600 /* [VIA only] Auxiliary control register. */
|
|
|
|
+#define vPCR 0x1800 /* [VIA only] Peripheral control register. */
|
|
|
|
+ /* CHRP sez never ever to *write* this.
|
|
|
|
+ * Mac family says never to *change* this.
|
|
|
|
+ * In fact we need to initialize it once at start. */
|
|
|
|
+#define vIFR 0x1a00 /* [VIA/RBV] Interrupt flag register. */
|
|
|
|
+#define vIER 0x1c00 /* [VIA/RBV] Interrupt enable register. */
|
|
|
|
+#define vBufA 0x1e00 /* [VIA/RBV] register A (no handshake) */
|
|
|
|
+
|
|
|
|
+/* The RBV only decodes the bottom eight address lines; the VIA doesn't
|
|
|
|
+ * decode the bottom eight -- so vBufB | rBufB will always get you BufB */
|
|
|
|
+/* CSA: in fact, only bits 0,1, and 4 seem to be decoded.
|
|
|
|
+ * BUT note the values for rIER and rIFR, where the top 8 bits *do* seem
|
|
|
|
+ * to matter. In fact *all* of the top 8 bits seem to matter;
|
|
|
|
+ * setting rIER=0x1813 and rIFR=0x1803 doesn't work, either.
|
|
|
|
+ * Perhaps some sort of 'compatibility mode' is built-in? [21-May-1999]
|
|
|
|
+ */
|
|
|
|
+
|
|
|
|
+#define rBufB 0x0000 /* [VIA/RBV] Register B */
|
|
|
|
+#define rExp 0x0001 /* [RBV only] RBV future expansion (always 0) */
|
|
|
|
+#define rSIFR 0x0002 /* [RBV only] RBV slot interrupts register. */
|
|
|
|
+#define rIFR 0x1a03 /* [VIA/RBV] RBV interrupt flag register. */
|
|
|
|
+#define rMonP 0x0010 /* [RBV only] RBV video monitor type. */
|
|
|
|
+#define rChpT 0x0011 /* [RBV only] RBV test mode register (reads as 0). */
|
|
|
|
+#define rSIER 0x0012 /* [RBV only] RBV slot interrupt enables. */
|
|
|
|
+#define rIER 0x1c13 /* [VIA/RBV] RBV interrupt flag enable register. */
|
|
|
|
+#define rBufA rSIFR /* the 'slot interrupts register' is BufA on a VIA */
|
|
|
|
+
|
|
|
|
+/*
|
|
|
|
+ * Video monitor parameters, for rMonP:
|
|
|
|
+ */
|
|
|
|
+#define RBV_DEPTH 0x07 /* bits per pixel: 000=1,001=2,010=4,011=8 */
|
|
|
|
+#define RBV_MONID 0x38 /* monitor type, as below. */
|
|
|
|
+#define RBV_VIDOFF 0x40 /* 1 turns off onboard video */
|
|
|
|
+/* Supported monitor types: */
|
|
|
|
+#define MON_15BW (1<<3) /* 15" BW portrait. */
|
|
|
|
+#define MON_IIGS (2<<3) /* 12" color (modified IIGS monitor). */
|
|
|
|
+#define MON_15RGB (5<<3) /* 15" RGB portrait. */
|
|
|
|
+#define MON_12OR13 (6<<3) /* 12" BW or 13" RGB. */
|
|
|
|
+#define MON_NONE (7<<3) /* No monitor attached. */
|
|
|
|
+
|
|
|
|
+/* To clarify IER manipulations */
|
|
|
|
+#define IER_SET_BIT(b) (0x80 | (1<<(b)) )
|
|
|
|
+#define IER_CLR_BIT(b) (0x7F & (1<<(b)) )
|
|
|
|
+
|
|
|
|
+#ifndef __ASSEMBLY__
|
|
|
|
+
|
|
|
|
+extern volatile __u8 *via1,*via2;
|
|
|
|
+extern int rbv_present,via_alt_mapping;
|
|
|
|
+
|
|
|
|
+extern void via_register_interrupts(void);
|
|
|
|
+extern void via_irq_enable(int);
|
|
|
|
+extern void via_irq_disable(int);
|
|
|
|
+extern void via_nubus_irq_startup(int irq);
|
|
|
|
+extern void via_nubus_irq_shutdown(int irq);
|
|
|
|
+extern void via1_irq(unsigned int irq, struct irq_desc *desc);
|
|
|
|
+extern void via1_set_head(int);
|
|
|
|
+extern int via2_scsi_drq_pending(void);
|
|
|
|
+
|
|
|
|
+static inline int rbv_set_video_bpp(int bpp)
|
|
|
|
+{
|
|
|
|
+ char val = (bpp==1)?0:(bpp==2)?1:(bpp==4)?2:(bpp==8)?3:-1;
|
|
|
|
+ if (!rbv_present || val<0) return -1;
|
|
|
|
+ via2[rMonP] = (via2[rMonP] & ~RBV_DEPTH) | val;
|
|
|
|
+ return 0;
|
|
|
|
+}
|
|
|
|
+
|
|
|
|
+#endif /* __ASSEMBLY__ */
|
|
|
|
+
|
|
|
|
+#endif /* _ASM_MAC_VIA_H_ */
|